General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some
 of the material. However, it is the best reproduction available from the original
 submission.

Produced by the NASA Center for Aerospace Information (CASI)

UNCLASSIFIED

NASA CR

147459

(NASA-CR-147459) SPACE VEHICLE ONBOARD COMMAND ENCODER Final Report (Raytheon Co.) 271 p HC \$9.00 CSCL 17B N76-18203

G3/17

Unclas 14288

SPACE VEHICLE ONBOARD COMMAND ENCODER

FINAL REPORT

ER75-4458

17 DECEMBER 1975

PREPARED UNDER

NASA CONTRACT NO. NAS 9-14372



RAYTHEON COMPANY

FOULPMENT DIVISION



SPACE VEHICLE ONBOARD COMMAND ENCODER FINAL REPORT

ER 75-4458

17 DECEMBER 1975

PREPARED UNDER
NASA CONTRACT NO. NAS 9-14372

FOR

NASA MANNED SPACECRAFT CENTER HOUSTON, TEXAS

RAYTHEON COMPANY

EQUIPMENT DEVELOPMENT LABORATORY

SUDBURY, MASSACHUSETTS 01776



TABLE OF CONTENTS

				PAGE
I.	INT	RODUC	TION	1-1
II.	COM	MAND	ENCODER AND TEST SET IMPLEMENTATION	2-1
	A.	Syst	em Design	2-1
		1.0	Basic Concept	2-1
			Command Encoder Functional Description	2-1
			Functional Operation	2-4
			Test Set Design	2-6
			Input Message Formats	2-11
		2.4	Output Command Formats	2-19
			Output Formatting Definition	2-22
			Transparent Transmission	2-26
			Modulation Requirements	2-26
			Interface Specifications	2-36
	В.	CE H	lardware	2-39
		1.0	Command Encoder Medulator, Digital Portion	2-39
		2.0	Modulator Analog Portion	2-66
			Voice and Encrypter Interface Module	2-95
		4.0	Command Encoder BCH Encoder Module	2-104
		5.0	Microprocessor	2-111
	c.	CE T	Test Set Hardware	2-118
		1.0	CE Test Set Microprocessor	2-118
			CE Test Set BCH Encoder	2-125
		3.0	Command Encoder Test Set Demodulator	2-125
		4.0	Digital Voice and Encrypter Simulator Module	2-158
	D.	Соли	nand Encoder and Test Set Packaging	2-166
		1.0	Introduction	2-166
			Pac aging Description	2-166
			Modu _s o Layout	2-174
			Device Technology	2-1 82
		5.0	Signal Interconnection	2-182
III	.COM	MAND	ENCODER SOFTWARE	3-1
		1.0		3-1
			Block Description	3-6
			Design Approach	3-10
		4.0	Detail Flowchart Description	3-17



TABLE OF CONTENTS, Continued

			PAGE
IV.	APPENDIX A		
	Miscellaneo	ous Flowcharts	4-1
٧.	APPENDIX B		
	Table 1:	Format/Modulation Codes	5-1
	Table 2:	NASA 3 Execute Frequency Table	5-3
	Table 3:	NASA 3 Address Frequency Table	5-3
	Table 4:	NASA 4 Vehicle Frequency Table	5-4
	Table 5:	Vehicle Dependent Data	5-5
	Table 6:	Look up Table for Subcarrier and Modulation Freqs.	5-6
VI.	APPENDIX C		
	Formatting	Summary	6-1

I. INTRODUCTION

This report defines the design and implementation of a space vehicle onboard Command Encoder brassboard, and test set.

Background

The requirement to generate commands onboard a manned space vehicle for transmission to another space vehicle has not been implemented in any of the manned space programs to date. The advent of vehicles like the Shuttle and space station with the capability to deploy, retrieve, and control a variety of detached payloads and satellites necessitates the development of an onboard command encoder.

The primary function of the Command Encoder is to accept input commands, generated either locally onboard the Space Shuttle or remotely from the ground, format and encode the commands in accordance with the payload's input requirements and appropriately modulate a subcarrier for transmission by the baseband rf modulator. Figure 1-1 depicts a simplified block diagram of the Command Encoder's interfaces. Onboard commands are generated onboard the Shuttle and routed by the Auxiliary Computer to the Command Encoder; while ground originated commands are received via the Uplink channel and moved through the Auxiliary Computer to the Command Encoder. (Note: It is assumed that the data bus feeding the Command Encoder is under control of the Auxiliary Computer.) The Command Encoder accepts the commands on a priority basis and outputs them to the appropriate payload via the crosslink channel. The payload, in turn, acknowledges the command by transmitting either an acknowledgement or bit-by-bit validation message, via the telemetry link and Performance Monitor System (PMS), back to the Command Encoder where the status of each message block is kept. Also available is an internal bit-by-bit validation path (echo check) to enhance message transmission error detection.

To be effective, the onboard encoder must be compatible with the command systems and techniques currently used/or to be used by NASA and other government organizations. These systems are currently implemented in ground hardware operating in controlled environments. Under NASA contract NAS 9-18498, Space Shuttle Onboard Command Encoder Design Definition Study, a flexible encoder system was designed. This report covers the implementation of the encoder design into hardware to demonstrate the various encoding algorithms/code formats, and modulation techniques in a single hardware package, to maintain comparable reliability and link integrity of the existing command systems, and to integrate the various techniques into a single design using current technology.

References

Final Report - Space Shuttle Onboard Command Encoder Design Definition Study (ER73-4525), 12/15/73

Proposal For - Space Vehicle Onbeard Command Encoder Volume 1, 10/24/74

Sales Order - Section A, SO Number 81364, Contract NAS 9-14372, 1/20/75.

Section II, Part A of this document, covers the Command Encoder system design, while Part B defines the brassboard hardware design. Parts C and D cover the




Figure 1-1
Command Encoder System Interfaces

1-2

test set hardware and sytem packaging, respectively. The software required for both the Command Encoder brassboard and test set is described in Section III.

II. COMMAND ENCODER

A. SYSTEM DESIGN

1.0 BASIC CONCEPT

The Command Encoder Design is comprised of two conceptually distinct units - the Coding and Format Generation Unit; and the Modulator Unit (see Figure 1-1). The Coding and Format Generation Unit accepts commands on a priority basis, encodes them, places them in the proper format and passes the encoded data on to the Modulator Unit. In addition, it also:

- a. Keeps track of which messages have been verified and which have not,
- b. retains all information until it has been verified, and
- c. retransmits any information not verified within a specified time.

The Modulator Unit, in turn, appropriately modulates a subcarrier with the encoded data in accordance with the selected payload's input requirements.

The Coding and Format Generation Unit is capable of generating 19 different types (6 NASA and 13 DOD) of commands, and is sufficiently flexible to accommodate new encoding techniques. In addition, NASA1 commands may be time multiplexed with digital voice data, and all DOD commands are passed through the encrypter interface. The Modulator Unit employs five modulation techniques (tone, tone digital, PCM/PSK [NRZ], PCM/PSK [BI-Ø-L] and PCM/FSK) to support anticipated DOD and NASA command system requirements.

A transparent data mode is accepted in all command types except NASA3 and NASA4. When specified, the formatting function of the Command Encoder is bypassed and the command data block contained in the buffer memory is processed exactly as if it were formatted data.

Telemetry validation techniques consist of operator-selectable bit-by-bit validation, acknowledgement and echo checks. This validation information comes back across the Data Bus and when necessary is compared with the transmitted information stored in the Coding and Format Generation Unit.

2.0 COMMAND ENCODER FUNCTIONAL DESCRIPTION

Inputs to the Command Encoder are received from the following sources:
(a) Auxiliary Computer; (b) Performance Monitor System (for verification feedback), (c) operator controls (for manual operation), and (d) delta voice modulator (digital voice). Inputs (a) to (c) utilize a common interface bus under Auxiliary Computer control, while (d) utilizes a separate interface. The only system outputs are a baseband modulated waveform to the crosslink rf system, and status information as requested by the Auxiliary Computer. In addition, an input/output Encrypter interface is provided for DOD missions. Figure 2-1 is a detailed functional block diagram of the Command Encoder.




Figure $\mathbf{1}_{-1}$ - Baseline Block Diagram

2-2




Figure 2-1 Com. mand Encoder Detailed Functional Block Diagram

2.0 (Command Encoder Functional Description, Continued)

The Coding and Format Generation Unit is comprised of a two-port memory, an off-the-shelf Raytheon Microprocessor, BCH encoder, DOD encrypter and digital voice interfaces, and a priority interrupt network. The two-port memory provides dedicated storage locations for all information transmitted to and from the Auxiliary Computer Simulator, and working storage for the Microprocessor.

The Microprocessor interprets input commands, performs the necessary formatting and encoding, and appropriately drives the multi-mode Modulator Unit. The BCH encoder consists of special purpose hardware to implement the otherwise time-consuming BCH encoding algorithm. The DOD encrypter interface is a full-duplex ternary, serial channel between the Command Encoder and encrypter simulator. The digital voice interface accumulates the 32 KHz serial digital voice information and forms 16 bit words for processing by the Microprocessor. The priority interrupt network minimizes the Microprocessor's response time and facilitates the handling of asynchronous events.

The Modulator Unit is a stand-alone, multi-mode waveform generator which, upon demand from the Microprocessor, digitally synthesizes the crosslink output. The Modulator Unit is treated as a peripheral device to the Microprocessor. It's interface requirements are satisfied by specifying:

- a. A control word (operational mode, phase shift, etc.)
- b. The subcarrier frequency
- c. The modulation frequency
- d. The symbol time duration

Once transmission is initiated, a modulator interrupt signals any cycle update.

2.1 Functional Operation

A simplified Overall Operational Flow Diagram of the Command Encoder is presented in Figure 2-2. The term Command Channel refers to the path over which command data is presented to the Command Encoder. Regardless of the origin of this data, it is physically transmitted from the Auxiliary Computer (Simulator in the Test Set) over the Data Bus to the Command Encoder. The PMS Channel presents the telemetry feedback information, received by the Performance Monitor System, to the Command Encoder. This information also is transmitted over the Auxiliary Computer Data Bus. All communication over this bus is initiated by the Auxiliary Computer which addresses the desired peripheral device (e.g., the Command Encoder) and indicates the consecutive locations in the device's input memory into which the associated information is to be written, or from which it is to be read onto the bus.

As can be seen from the flow diagram, once the presence of a new command is detected, the Auxiliary Computer first reads the memory location in the Command Encoder containing the status word and if a not-busy condition is indicated, the computer writes appropriate information into the instruction.




Figure 2-2. Command Encoder Overall Operational Flow Diagram

2.1 (Functional Operation, Continued)

data block and Command Channel Message locations of the Command Encoder's input memory. Receipt of the Command Channel Message precipitates an Input Interrupt which initiates the processing of the new command by the Coding and Format Generation Unit. The status word is updated by this Unit and the new command information is moved to a working area where the various instruction fields are disassembled and decoded. Then a service routine is entered to initialize the Modulator Unit and transmit the command message block utilizing the appropriate modulation technique. Once the complete block has been transmitted, the Modulator Unit is set-up to time out 30 ms (validation response overdue time).

Meanwhile, when the Auxiliary Computer detects the presence of telemetry feedback, the computer checks the status of the PMS Buffer, writes the telemetry validation information into the input memory, and issues a PMS Channel Message which generates the PMS Interrupt for the Coding and Format Generation Unit. Subsequently, the interrupt causes the Command Encoder to perform the operator-selected validity checks and appropriately update it's status words.


If the command contains more than one data block, the Auxiliary Computer, which periodically checks the Command Channel Status, is now permitted to forward the next data block to the Command Encoder. Again, the Input Intrrupt is generated and the Coding and Format Generation Unit assembles the command, serially outputs the command message through the Modulator Unit and awaits the telemetry feedback. This Update Sequence continues until all data blocks have been transmitted or a validity check failure is detected (due to erroneous feedback or no feedback within 30 ms). If so indicated in the Command Instruction, the failed block is retransmitted, and if a "hard-failure" is detected, the command is aborted and the status is updated to indicate the failure.

The presence of higher priority commands within the Auxiliary Computer requires the issuance of an additional "HIPRI" Command Channel Message before the initial sequence is started, in order to affect an orderly abortion of the command presently in progress.

2.2 Test Set Design

The test set permits complete input to output real-time validation of the Command Encoder system performance. The use of hardware identical to that in the Command Encoder and in other Raytheon off-the-shelf equipment minimizes the development cost while still providing system flexibility.

As shown in Figure 2-3, the test set is comprised of an Auxiliary Computer Simulator (Microprocessor), a Command Encoder output interface simulator and a Local Control Panel.



and the state of t

FIG. 2-3 TEST SET BLOCK DIACRAM

2.2.1 Auxiliary Computer Simulator

The Auxiliary Computer Simulator consists of a Microprocessor identical to that in the Command Encoder, 6K words of semiconductor memory, a paper tape reader, and a TTY interface. The Microprocessor and memory emulate the Auxiliary Computer and the Microprocessor-standard paper tape reader provides a program back-up storage media for the volatile semiconductor memory.

The onboard command encoder serial data bus interface is simulated with the parallel data address and control signals between the test set microprocessor and the command encoder two-port memory.

The Microprocessor generates all the Command Words, Command Instructions, and Command Data Words sent over the data bus to the Command Encoder. The operator can designate the intended payload address and specify the types of verification required, the message block length, priority, number of blocks to be transmitted, the number of retransmissions to be attempted, etc., through the TTY at the beginning of each run. The operator can also specify any one of five modes for generating the actual data to be transmitted: (1) all zeros data; (2) all-ones data; (3) alternating zeros and ones; (4) counting reference data (i.e. the references 00...000, 00...001, 00...010, etc.); and (5) arbitrary patterns entered by operator.

The Microprocessor also simulates the Performance Monitoring Subsystem (PMS) by generating the appropriate message validations. In order to exercise the Command Encoder's retransmission and status generation capability, the operator can designate which message words are not to be properly acknowledged (e.g. the 8th word, the 6th word in each block, or every 10th word). The PMS will then generate an improper acknowledgement (i.e. will insert a bit error in the case of bit-by-bit validation or will otherwise fail to acknowledge the transmitted message within the allotted 30 msec interval).

In addition, the Microprocessor records in specified memory locations pertinent data concerning each run (e.g. Number of message blocks received, last 256 bits received, number of received retransmissions, results of Auxiliary Computer failure analysis, etc.). Any disparity between the received data and that actually anticipated by the Microprocessor at any time during a run causes a program halt, thereby allowing the operator to diagnose the difficulty by reading the appropriate memory locations in both the Auxiliary Computer Simulator and the Command Encoder Microprocessor.

The paper tape reader, Remex RRS7300, is designed to permit the reading of 5, 6, 7 or 8 level perforated tape by the Microprocessor. It can operate under interrupt control (with address vectors to the appropriate interrupt service subroutines), or under program control via the "SKIP" line. Tape read rate is 300 characters per second, and tape handling is via self contained reels.

2.2.2 CE Output Interface Simulator

This interface simulator consists of an encrypter simulator, a digital voice generator, a BCH encoder and a set of baseband demodulators All but the BCH encoder are unique to the CE test set (the encoder is identical to that in the Command Encoder). These devices are described briefly in the following paragraphs.

Encrypter Simulator

1

The primary function of the encrypter simulator is to only verify the operation of the interface signals. Accordingly, the interface simply contains logic that, under control of the test set operator, either repeats or inverts the incoming DOD data, and retransmits it back to the

Digital Voice Generator

The digital voice generator enables the Microprocessor to simulate digital voice in the NASAl output data stream and hence compare the received baseband demodulator output with that transmitted. The operator can specify one of three available data patterns: 0101..., 00110011..., and walking bits.


BCH Encoder

An encoder is included in the Test Set to facilitate checking the demodulated BCH encoded NASA1 command types. Closed-loop checking of the received NASAl commands requires the regeneration of the appended parity check bits. The information bits (addresses and data) are checked, as they are for all modulation formats, by retaining a copy of the transmitted command instruction and data in the Auxiliary Comnuter simulator. The 48-bit formatted command is recycled through an encoder and the resultant parity bits compared with those in the transmitted command.

Baseband Demodulators and Demodulator Interface

The baseband demodulators and demodulator interface provide all the necessary demodulation and data formatting for interfacing the Command Encoder Modulator and the CE Test Set Microprocessor. Figure 2-4 illustrates the functional partitioning of the demodulator. The Input Section contains the analog and digital circuits for converting the seven modulation formats to either serial or parallel NRZ data. The Interface section provides the NRZ serial/parallel conversion, sync detection, mode control, and Microprocessor bus interface. This partitioning utilizes existing Microprocessor interface designs and emphasizes mode-sharing logic in the demodulators.

The purpose of the Test Set is to verify that the desired waveforms are being generated, not to measure the performance attainable when each of



(Baseband Demodulators and Demodulator Interface, Continued)

these modulation schemes are used in the presence of noise. Accordingly, the Test Set demodulators are not designed to approximate ideal matched filters; rather they are designed to measure crucial waveforms parameters (e.g. zero-crossing and when relevant, amplitude peaks). The resulting demodulators, while decidedly subcptimum so far as noise-rejection is concerned, demodulate the correct information only if the received waveform closely retains it's shape.

2.3 Input Message Formats

The original Auxiliary Computer to Input Interface Unit message formats are summarized in Figure 2-5. The data bus message sequence for the transfer of data to the Command Encoder consisted of one Command Word followed by 1 to 32 data words. The CE MEMORY ADDRESS field specified an address in the CE memory which was to be the starting address for the requested transfer.

Communication between the Auxiliary Computer simulator and the CE is over a 16-bit bilateral data bus with addressing provided on a 16-bit unilateral bus. The CE Interface is one port of the two port random access memory. All I/O to the CE two port RAM is indirect, with the specified address containing the starting address. The range of addressable locations is thereby expanded from 511 to the entire CE memory.

Double buffering of data blocks received from the Auxiliary Computer simulator is provided. To affect the buffering within a reasonable time, a buffer swapping approach is used.

2.3.1 CE Command Instruction (CI)

Four sequential memory locations are required for the storage of the 64-bit CE command instructions issued over the onboard command channels. Bits 1-16, 17-32, 33-48, 49-64 utilize bits 1-16 of the first, bits 1-16 of the second, bits 1-16 of the third word, and bits 1-16 of the fourth word, respectively.

2.3.2 CE Data

The Command Instruction specifies a file of data to be processed by the CE. The file is composed of up to 511 blocks (file length = block count).

COMMAND WORD FORMAT

1 3	4 8	9 13	14 22	23 27	2.8
CMD SYNC	CE ADDRESS	MODE CONTROL FIELD	CE MEMORY ADDRESS	BLOCK LENGTH	PARITY

COMMAND DATA WORD FORMAT

1 3	4	9 24	25	7.6	27	28
DATA SYNC	CE ADDRESS	DATA	PAT1	ERN 0	CHECK	PARITY

RESPONSE DATA WORD FORMAT


1 3	4 8	9 24	25	26	27	28
DATA SYNC	CE ADDRESS	DATA	PWR STATUS		VAL. BITE	PARITY

Figure 2-3. Summary of Message Formats

1 Command Word (CW)

The Command Word will contain the following information:

Bits	Field Description
1 - 3	Command Sync - Three-bit code for a Command Word Sync.
3 - 8	CE Address - Five-bit code which identifies that the CE must respond to the transmitted Command Word.
9 - 13	Mode Control Field - Five-bit code used for determining the operational mode of the CE as follows:
^	9 - Return Received Command Data Word



11 - Master Reset

12 - Transmit/Receive

13 - Address - Identifies when CE Memory Address specifies input/output buffer memory location or the external control register within the Goding and Format Generation Unit.



Bits Field Description

- 14 22 CE Memory Address Nine-bit code that identifies the address of the command encoder memory location. This code also identifies a starting address for a multiple-word data transfer.
- 23 27 <u>Block Length</u> Five-bit code that identifies the number of data words to be transmitted or received. For a non-zero code, the CE will transmit/receive words from/to monotonically increasing addresses starting at the specified CE memory address.
- 28 Parity Odd Parity.

2 Command Data Word (CDW)

The Command Data Word will contain the following information:

Bite	Field Description
1 - 3	Data Sync · Three-bit code for a Command Data Word sync.
4 - 8	CE Address - Five-bit code which identifies that CE must accept the transmitted Command Data Word.
9 - 24	Data - Contains the data to be transferred into the CE.
25 - 27	Pattern code for message validity test.

3 Response Data Word (RDW)

Parity - Odd parity.

The Response Data Word will contain the following information:

_	-
Bits	Field Description
1 - 3	Data Sync - Three-bit code for a Response Data Word sync.
4 - 8	CE Address - Five-bit code which identifies that the CE is responding to the Command Word.
9 - 24	Data - Contains the requested data.
25	Power Status - Indicates the occurrence of a CE power down/power up sequence since the transmission of the last message.
26	Unused
27	Validity (BITE) - Indicates the status of the CE.
28	Parity - Odd parity.

Figure 2-5

Auxiliary Computer - Input Interface Unit

COMMAND INSTRUCTION (CI) FORMAT

	15	11	_	7	2	0	
WORD 1	VEH ADDI	R SYS AD	DR	TYPE	VALI	ATIONS	
WORD 2	TRANS C	NT RECORD	CNT	T SPECI	AL PARA	MTRS.	
WORD 3		SPARE		BLOC	K COUNT	ſ	
WORD 4		SPARE					

Word 1:

Bits 15-12 - RECIPIENT VEHICLE ADDRESS

Bits 11-8 - RECIPIENT VEHICLE SYSTEM ADDRESS

Bits 7-3 - FORMAT TYPE (See Table 4.1)

Bits 2-0 - VALIDITY CHECKS - Bits indicating respectively, whether

echo check, acknowledgement, and bit-by-bit validation

schemes are to be used for command verification

(1 = yes, 0 = no).

Word 2:

Bits 15-12 - TRANSMISSION COUNT - Number of times a record is to be retransmitted by CE upon validation failure.

Bits 11-8 - RECORD COUNT - Number of records (variable length) per

block (max = 16)

Bit 7 - TRANSPARENT MODE - 1 = transparent, 0 = normal

Bits 6-0 - SPECIAL PARAMETERS

Word 3:

Bits 15-9 - SPARES

Bits 8-0 - BLOCK COUNT - Number of blocks to be transmitted in

current sequence.

Word 4:

Bits 15-0 - SPARES

Each block consists of 1 to 16 records. Each record is composed as dictated by the particular format type (64 bit max.). The two command channel buffers each provide sixty-four memory locations for up to 16 records (one block). The quantity of locations actually used is a function of the Command type. In order to minimize the data bus transmission over head, all record words are accepted in a modular 16 bit format using sequential memory locations. Figure 2-6 depicts the word packing of "long" and "short" data records.

2.3.3 Command Channel Message

A Command Channel Message memory location is provided for the command channel. Its primary function is to provide synchonization between the Command Encoder and input channels by creating an interrupt each time a message is written into the appropr_ate location (208).

COMMAND CHANNEL MESSAGE (CCMSG) WORD

FORMAT

15	14	13	5	<u> </u>	0
HI PRI	NCI	NBD	UNUSED	DWC	

- Bit 15 HIPRI: Perform an orderly abort of current CI in preparation for a higher priority CI.
- Bit 14 NEW COMMAND INSTRUCTION: The CI input buffer has been filled with a new CI.
- Bit 13 NEW DATA BLOCK: The data block input buffer has been filled with new data.
- Bits 12-6 UNUSED
- Bits 5-0 DATA WORD COUNT: The number of 16-bit words associated with the new data block.

WORD		64W	X	16b		WORD	641	X	16b
1	DATA WO	ORD 1 B	ITS	1-16	,	1 _	DATA WORD 1		NOT USED
2	DATA WO	ORD 1 B	ITS	17-32		2 _	DATA WORD 2	<u> </u>	NOT USED
3	DATA WO	ORD 1 B	ITS	33-48	F			•	
4	DATA WO	ORD 1 B	ITS	49- 57	NOT USED			•	
5	DATA WO	ORD 2 B	ITS	1-16	<u></u>	16	DATA WORD 16	1	NOT USED
			• :			-			
			•	•			•		
			•				NOT	USED	
64	DATA WO	ORD 16	BITS	49-57	NOT USED	64			
•		NASA 5	FOR	MAT	·	.	DOD 1	FORM	AT ·

FIGURE 2-6 CE DATA-WORD PACKING

2.3.4 Command Channel Status Word (CCSW)

The following Command Cheannel Status word is maintained for the CE command channel.

15	14	13	12	11	10	9	8	.0
		DB REQST	INV CC MSG	INV CI	WCF	FVER	VERIFIED	BLOCK COUNT

- Bit 15 CE BUSY: Set when the CE accepts a CI and reset when the requested processing is complete.
- Bit 14 CI REQUEST: Set when the CE begins processing the last data block of the previous CI. (Note: This implements double buffering of CI's)
- Bit 13 DATA BLOCK REQUEST: Set when the input data block buffer is empty.
- Bit 12 INVALID COMMAND CHANNEL MESSAGE: Last CC message contained an invalid code or a valid message which is illegal at this time. The invalid message word is saved for possible interrogation by the Auxiliary Computer.
- Bit 11 INVALID COMMAND INSTRUCTION: Last CI contained an invalid code or a valid code illegal at this time.
- Bit 10 WORD COUNT FAILURF: Set when the word count for a data block specified in a CC Message (CCMSG) does not agree with the word count specified in the CI.
- Bit 9 FAILED VERIFICATION: Last block processed failed one or more of the requested validations.
- Bit 8-0 VERIFIED BLOCK COUNT: Number of last block to have passed all requested validations.

2.3.5 Echo Check and Bit-by-Bit Validation

The data fed back through the PMS is utilized to verify proper command transmission. If correct, this data shall be identical to the transmitted command. Hence, ten memory locations are provided to handle the longest output command format (NASA2) from each feedback channel.

Both bit-by-bit and echo validations will be done on an output word basis. It is assumed that PMS data will be returned in Output Command Formats. No validations will be done in Transparent mode.

2.3.6 PMS Channel Status Word

One memory location is utilized to indicate the status of the PMS input.

PMS CHANNEL STATUS WORD

15	14	13	12	11	10	9	8	7 3	2	3 s
			ЕСНО	BBB	ACK				RE	
ECHO	BBB	ACK	FAIL	FAIL	FAIL	RTF	IPM	SPARES	TIME	SPARES

Bit 15 - ECHO Check Buffer Full

Bit 14 - Bit-by-Bit Buffer Full

Bit 13 - ACK Received

Bit 12 - Last Word Failed ECHO Check

Bit 11 - Last Word Failed Bit-by-Bit Validation

Bit 10 - Last Word Failed Acknowledgement

Bit 9 - Last Word Failed 30 MS Response Time Criteria

Bit 8 - Last PMS Channel Message Word was Invalid

Bit 7-3 - SPARES

Bit 2 - Last record transmitted was a retransmit of the previous record.

Bit 1,0 - SPARES

2.3.7 PMS Channel Message

The PMS Channel Message is used to notify the Command Encoder that feedback has been inserted into the PMS Input Buffer and synchronization is provided by generating an interrupt whenever a message is written into memory location 218.

PMS CHANNEL MESSAGE

15	14	13_	12	11	3	0
ЕСНО	BB	ACK			WORD	COUNT

Bit 15 - ECHO Check Buffer Updated

Bit 14 - Bit-by-Bit Buffer Updated

Bit 13-12 - Acknowledge Verification (11 = Pos, 10 = Negative)

Bit 11-4 - SPARES

Bit 3-0 - WORD COUNT - Number of 16-bit words written into the specified buffer.

2.3.8 Bite Status Word

The CE BITE hardware causes interrupts to the CE microprocessor, as well as external detectors. Upon detection of the fault, the CE will master clear the modulator, set the appropriate bit in the BITE status word and halt.

The address of the BITEGW is 12 (octal 14). The bit assignments are:

BUTE STATUS WORD

15	14	1,3	12		0
HBUS DET	ACT	TIMER INT		SPARES	
1 221	ו אונו	1,71			

Bit 15 - Hung Bus State detected

Bit 14 - Activity Detector Fault detected.

Bit 13 - Timer Interrupt Fault

Bits 12-0 - SPARES

2.3.9 Invalid Channel Message Word

Upon detection of an invalid channel message word, the message word will be saved for possible interrogation by the auxiliary computer. The addresses for the Command Channel Invalid Message word and the PMS Channel Invalid Message word are, respectively, 13 and 14.

2.3.10 Computer-Controlled CE Input/Output Handshaking

This section documents the input/output service routine required to drive the command encoder.

The Command Encoder provides buffering for two record blocks (up to 32 input records). Note that two data bus transmissions would be required from the onboard computer to send one block of input records. The maximum data bus transmission is limited to thirty-two 16-bit words, as specified by the data bus command word, while the maximum input record block size, as specified in the CI, is sixteen 64-bit words. Two current DB buffer pointers are provided to facilitate handling of the two separate data bus transmission from the onboard computer. The future addition of an Input Handler Unit and a Data Bus Interface Adapter would allow Command Encoder operation with an Auxiliary Computer via a serial data bus. When the presence of a new command is detected, the Auxiliary Computer first reads the memory location in the CE containing the status word (CCSW). If the Command Instruction (CI) request bit and the Data Block (DB) request bit are set, the computer writes appropriate information into the instruction, data block and Command Channel Message (CCMSG) location of the CE's input memory. Receipt of

2.3.10 (Computer-Controlled CE Input/Output Handshaking, Continued)

the CCMSG precipitates an Input Interrupt which inititates the processing of the new command by the Coding and Format Generation Unit (CFG). This unit buffers the input data block and updates, the CCSW to indicate that a new DB can be transmitted. The command instruction is decoded, and the modulator unit is set to start the initialization sequence. The modulator's data request interrupt is serviced until a command word is completed, at which time the interval timer is set for 30 ms (validation response overdue time).

When the auxiliary computer detects the presence of validation data, it checks the Performance Monitor System Channel Status Word (PMSSW), transfers data to the appropriate input memory buffer, and issues a PMS Channel Message (PMSMSG). Receipt of the PMSMSG generates the PMS Interrupt causing the CE to perform the requested validity checks and update the PMSSW.

The above sequence is repeated for each command word until the DB is complete. The cycle is resumed with the next DB and continues until the last DB is complete.

The presence of higher priority commands within the Auxiliary Computer requires the issuance of an additional "HIPRI" CCMSG to effect an orderly abortion of the command presently in progress.

2.4 Output Command Formats

The CE is capable of generating payload link commands in nineteen different format types, or in a transparent mode where the commands are transmitted as received.

Information regarding the message is extracted from the Instruction word such as: word count, block count, command type, etc. The first ouput command is formatted and stored in a "temporary" area from which it is later transferred to a dedicated "output command" buffer area. In the case of NASA 1 and DOD commands, additional encoding or encryption is performed. The formatted output commands are then transferred to the modulator unit. Following is a description of each format type. (The formats are illustrated in Appendix C).

2.4.1 NASA 1 (Encoded BI-Ø-L)

1 - 4	5 - 8	9- 48	19 - 128
vehicle	system	data	 parity bits
address	address		

RAYTHEON COMPANY

IPMENT DIVISION



2.4.2 NASA 2 (Apollo)

1 - 3	4 - 6	7 - n	
vehicle address	system address	data (n =	12,22,27 or 32

(N.B. each "zero" vehicle address bit in this format is represented by a 5-bit pattern A and each "one" vehicle address bit by $\overline{\Lambda}$; similarly, each "zero" system address and data bit is represented by 5-bit pattern B, and each "one" by \overline{B}).

2.4.3 NASA 3 (Tone Standard)

1 - 4	5 - 7 _	8	1	0_		1	l - 13		
address (0000 not used)	executive used)	word	(up	to	3	3-bit	bytes;	000	not

2.4.4 NASA 4 (Tone Digital Standard)

1 - 8	9 - 16	17 - 24	25 - 32	33 - 40
address (all addresses contain either 2 or 6 "zeros")	address (repeated)	execute word (all execute words con- tain 4 "zeros" and 4 "ones")	execute word (repeated)	execute word (repeated)

2.4.5 NASA 5 (PCM/FSK Standard)

1 - 7	8 - n
address	command
	(7≤n<64; n fixed for any given spacecraft)

(Note: Memory load format accommodated by specifying number of words constituting the total message; only the first word contains the address).

2.4.6 DOD 1. 7-Bit Command

2.4.7 DOD 2. 14-Bit Command

1 - 5	6 - 13	14	
address	command	odd	
	function	parity	



2.4.8	DOD 3.	15-Bit	Command

1 - 3	4 - 12	13 - 14	15	
address	command function	constant bits (all	parity	
		commands)		

2.4.9 DOD 4. 16-Bit Command

1 - 5	6 - 13	14	15 - 16
addness	command byte	odd	fill
	•	parity	•

2.4.10 DOD 5

1 - 5	6 - 8	9 - 19	20	
system	subsystem	command	odd	
address	address	function	parity	

2.4.11 DOD 6. 25-Bit Command

1 - 4	5 - 9	10	11 - 18	19 - 24	25
system address	command mode	even parity on bits 1 - 9	variable command data	sub sy stem address	even parity on bits 11 - 2

2.4.12 DOD 7

1 - 5	6 - 8	9 - 16	17 - 26	27
address	magnitude	discrete	magnitude	parity
	function	command	function	_

2.4.13 DOD 8

1	2 - 7	8 - 13	14 - 19	20 - 25	26 - 3
sync	address	command	command	command	command
bit		supplement		supplement	

2.4.14 DOD 9. 35-Bit Command

2.4.15 DOD 10. 39-Bit Command

1 - 22	23	24 - 38	39
vehicle	parity	command	parity
time code	on bits	function	



2.4.16 DOD 11. 47-Bit Command

1 - 3	4 - 13	14 - 25	26 - 45	46	47
address	memory	command	time	parity	overall
	location	function	table	on bits	parity
	address			1 - 25	

2.4.17 DOD 12. 63-Bit Command

1 - 21	22 - 42	43	44 - 63
fixed	variable	fill bit	command data
command	command		
count	count		

2.4.18 DOD 13. 64-Bit Command

1 - 32	33	34 - 37			51 - 59	60 - 64
pre-	sync	address	address	command	command	timing
amb1e	bit	supplement		supplement		

Output Formatting Definition

This section defines the output command buildup from the command instruction contents.

2.5.1 NASA1 and NASA6

Output Record Bits	From		
0-2	Set to zero		
3-6	Bits 15-12 of CI Word 1		
7-10	Bits 11-8 of CI Word 1		
11-50	Input Data		
51-128	BCH Encoder		

2.5.2 NASA2

Data length (6,16,21,26 bits) in special parameter field of command instruction. For transparent mode, the data length cannot exceed 127 bits.

Output Record Bits	From
1-15	Formatted from bits 14-12 of CI Word 1
16-30	Formatted from bits 10-8 of CI Word 1
31 - End	Formatted from data

RAYTHEON COMPANY



The 5-bit "A" and "B" patterns will be:

AQ	00101	A11	01011	В0	10000	B11	11011
A1	00001	A12	10011	B1	10001	B12	11100
A2	00010	A13	10010	B2	10010	B13	11101
A3	00011	A14	10001	B3	10011	B14	11110
A4	11011	A15	10000	B4	10100	B15	00100
A5	11010		•	B5	10101		
A6	11001			B6	10110		
A7	11000			B7	10111	•	
A8	01000			BS	11000		
A9	01001			E9	11001		
A10	01000			B10	11010		

2.5.3 NASA 3

Output Record Bres	11011
1-4	Bits 11-8 of CI Word 1
5 - End	Input data

2.5.4 NASA 4

Output Record Bits	From				
1-8	Bits 15-8 of CI Word 1				
9-16	Bits 15-8 of CI Word 1				
17-24	Input data				
25-32	Same data				
33-40	Same data				
· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·				

2.5.5 NASA 5

Total output word length (input record length) plus 7 will be in the special parameters field of the CI.

Output Record Bits	From Bits 14-8 of CI Word 1 Input data			
1-7 8 - End				
2.5.6 <u>DOD 1</u>				
Output Record Bits				
1 2-3 4-7	even parity on entire word come from bits 9-8 of CI Word 1 data			



2.5.7 DOD 2

Output Record Bits

1-5

6-13

14

come from bits 12-8 of CI Word 1

odd parity on entire word

2.5.8 DOD 3

Output Record Bits

1-3

4-12

13-14

15

come from bits 10-8 of CI Word 1

data

will be 1's

even parity on entire record

2.5.9 DOD 4

Output Record Bits

1-5

6-13

14

15-16

come from bits 12-8 of CI Word 1

data

odd parity on bits 1-13

will be 1's

2.5.10 DOD 5

Output Record Bits

1-8

9-19

20

come from bits 15-8 of CI Word 1

odd parity on entire record

2.5.11 DOD 6

Output Record Bits

1-4

5-9

10

11-18

19-22

23-24 25

come from bits 15-12 of CI Word 1 data

even parity on bits 1-9

data

come from bits 11-8 of CI Word 1

come from special parameters field of CI

even parity on bits 11-24

2.5.12 DOD 7 Output Record Bits

1-5

6-26

27

come from bits 12-8 of CI Word 1

odd parity on entire record

RAYTHEON COMPANY





2.5.13 DOD 8

Output Record Bits

1 2-7 8-31 will be a 1 come from bits 13-8 of CI Word 1 data

2.5.14 <u>DOD 9</u> Output Record Bits 1-5 6-35

come from bits 12-8 of CI Word 1 data

2.5.15 DOD 10

Output Record Bits

1-22 23 24-38 39

data
even parity on bits 1-22
data
even parity on entire record

2.5.16 <u>DOD 11</u>
<u>Output Record Bits</u>
1-3
4-45
46
47

come from bits 10-8 of CI Word 1 data even parity on bits 1-25 even parity on entire record

2.5.17 DOD 12

Output Record Bits

1-42 43 44-63

data will be l data

2.5.18 DOD 13

Output Record Bits

1-32 33 34-37 38-41 42-64 will be all 1's
will be 1
1's complement of bits 11-8 of CI Word 1
come from bits 11-8 of CI Word 1
data

2.6 Transparent Transmission

The CE is capable of outputting the command data contained in the CDW (command data word) bypassing the formatting function of the CE for all transmission types except NASA 3 and 4. The command data is output at a continuous bits without the insertion of spacing intervals or deletion of data. The command data sequence is processed by the modulator section of the CE exactly as if it were formatted data. Transparent mode (i.e. no formatting or encoding) leads to new definitions of some types of input. These are specified below:

2.6.1 NASA1, NASA6

If the transparent mode bit is set in a NASA1 or NASA6 CI, the record count is interpreted as the number of continuous 160-bit records in the DB. (Note: The record count field of the CI starts at zero. Zero indicates one record).

2.6.2 NASA2, DOD

In the transparent mode, the TYPE code for DOD's is meaningless. Any DOD TYPE in transparent mode will cause the special parameters field to be interpreted as the word length. The record count is interpreted as the number of specified length records in the buffer. The record length must be a multiple of 16-bits. The above is also true for NASA2.

2.7 Modulator Requirements

2.7.1 Output Performance Specification

a. The subcarrier frequency satisfies the following requirements:

Selection Resolution 1 Hz
Accuracy ± 0.005%
Range 1 to 95 kHz
Total Harmonic Distortion 5%

b. The modulation frequency satisfies the following requirements:

Selection Resolution
Accuracy ± 0.005%
Range 1 to 65,535 Hz
Phase Shift 0 to 7/8 Cycle
Phase Resolution 1/8 Cycle
Waveforms Sine, Triangle

- c. The modulation feedthrough shall be less than -26 db referenced to the subcarrier.
- d. The modulation shift time shall be less than I sec.

2.7.2 Modulation Techniques

NASA 1 (Figure 2-7)

PCM/BI-Ø-L, 8 kB/sec. (8.066 kB/sec.). Each 128-bit command word is divided into four 32-bit segments and proceeded by a 32-bit frame-sync sequence. When time-multiplexed with digital voice, 128 bits of delta modulated voice data is inserted between every 32 bits of command data; the combined information rate is 40kB/sec. (40.330 kB/sec.). Transmission is initiated with a 1 sec. sequence of "ones" in order to establish bit sync. Transmission continues until "stop" instruction received; if no command data available a "null" command is transmitted during that inerval.

NASA 2 (Figure 2-8)

A 2 kHz subcarrier is 100 percent phase-modulated by the 1 kB/sec. PCM-PSK data and summed with an equal-amplitude 1 kHz tone. Each transmission is initiated with a 1 sec. sequence of "ones" in order to establish bit sync. Multiples of five zeros are inserted between command blocks when no data is available. The composite PCM-PSK and summed reference frequency modulates a 70 kHz oscillator with a deviation of the thick that is a summed to the thick that is a summed reference frequency modulates a 70 kHz oscillator with a deviation of the thick that is a summed to the th

NASA 3 (Figure 2-9)

FSK using up to 15 address tones and seven execute tones as follows:


Address Frequence (Hz)	Execute Frequency	(Hz)
1025	2000	
1097	2270	
1174	2650	
1262	3000	
1352	3305	
1447	3621	
1549	3850	
1750		
1860		
4245		
4550		
5155		٠.
5451		
5790	A STATE OF S	
6177		

The duration of each tone is equal to 0.5 seconds with an integer in the range $1 \le l \le 7$; is specified by bits 29-31 of CE Command Instruction Format. The interval between tones equals 0.5 seconds, and the interval between messages is at least 0.5 seconds.

NASA 1 MESSAGE FORMAT

	•	•	•	•		1
WITHOUT		•	160 8174 :	= 19840 =	SEC -	
8.066 KBITS SEC	1 SECOND OF ONES	32 BITS FRAME	32 BITS PATA	32 8175 DATA	32 BITS DATA	32 BITS DATA
124 MSEC/BIT	The second of th	SYNC.	128	BIT CON	IMAND WO	RD
	# # 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	* * * * * * * * * * * * * * * * * * *	, , , , , , , , , , , , , , , , , , ,	# #### # 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Tarina (n. 1875) da digi an antana (n. 1875) Antana Antana (n. 1885) da digi	
	gramma i variante garago Antan maringian mantante a Proposition de la companya de		-800 BITS	= 19840 _m .	SEC	
WITH	* * * *	N/S	•	8	S	8
VOICE	1 SECOND		\$ 128 BITS			8 128 BITS
40.330K Bits/sec.		VOICE	NOICE	SI VOICE	VOICE	S VOICE
24.8 ps sec./Bit	•	32.0	3. C.	2	%	S. C.
DURING EN	CH BIT TIM	IS GENERAT E BY +1 SION) FOR I	(NO CHANGE	d FOR A L	DOIL DNE	
TYPICAL DI	91A		. •			1
LOGIC -	1	1	1 0	1	0	0 1
ENCODED						
	TIME 24.8.66	- WITH YOIG			TIME INTER CARRIER PEI	
· · · · · · · · · · · · · · · · · · ·		- WITHOUT	•	• • • • • • • • • • • • • • • • • • • •		

FIGURE 2 - 7



	•			Λ	IASA 3	M	ESSAGE	FORMAT].						
:	ADDRESS (1 THE BOST)		Expense to 3 tone	2 08573				.::			****	* * * * *			
BLANK	TONE BURST	C HILLOH	BLANKS		ENCADE	Outper	. 4	BITS (O	000 NOT	useo) D Aless Tode	elekmine S 15 Gen	parte -		- :	
	0.5sec		- Minim		$\overline{\wedge}$		Tuen on.	Tuen OFF	AND SELEC	7100 af 15		reure 7444			
	DURATION	u or Bi	ANK (i.e. i	No SIENAL) = 05se	C. (CONSI	wn		PR FUNCTE	·:•					•••
	DURATION O	OF TOME	BURST · L OF 1 BURST	. WARA	e L . D.5,	1.0, 1.5, 2. CUTE CON	0,2.5,3.0	. UP TO 3	70ME BU		ens 89-3	of CE	Sannaro I	NETRUSTICA	
2-30	ONE OF 3AF Russian	1035 1174 1262 1352	**			2000 2276 2650 3000	• - '		1						- -
		1497 1549 1750 1860	•			3305 3621 3 85 0	/h.								
		4250 4550 5155 5451 5790													
		6177	H ₂			, ""				**************************************					1 · • •
	•	6									R	ENISSIM.	Rus.	1 21	F_6"75
	•	i I				FIGURE	2 - 9							Ros h	To 75

RAYTHEON COMPANY RAYTHEON





NASA 4 (Figure 2-10)

Four-symbol pulse duration modulation: 75%, 50%, 25% and 0% (representing "sync", "one", "zero", and "blank", respectively). subcarrier shall be a fixed tone in the 7000 to 11.024 Hz range. The (100%) pulse interval is defined as 72 subcarrier cycles. Each address word and each execute word is preceded by a "sync" pulse which is in turn preceded by a "blank" pulse. An additional "blank" and "sync" pulse is inserted at the end of transmission.

NASA 5 (Figure 2-11)

Two-tone (using two assigned frequencies in the 7 to 21 KHz band FSK modulated by the PCM-NRZ data. This modulated signal is 50% amplitude modulated by a sinusoidal bit synchronization signal having a period equal to one bit interval. The positive-going zero-crossing of this sync signal is specified to occur either at the beginning of each bit interval, or delayed relative to this point by either 1/4 or 1/2 of the bit interval, or delayed relative to this point by either 1/4 or 1/2 of the bit interval. Allowable bit rates (fixed for each recipient vehicle) in bits/sec: 21 (i is an integer 3 < i < 10) and 100i (i an integer 1 < i < 12).

Each transmission is initialized by a sequence of 13 (or more) "zeros" followed by a "one" and is terminated by a sequence of (at least) 20 zeros.

NASA 6 (Figure 2-12)


Square wave PSK subcarrier with coherent modulation by PCM-NRZ data. The subcarrier frequency is $2^{\frac{1}{2}}$ Hz, with i = 1 to 12. The data rate is 2jHz with i = 0 to 11. The subcarrier to data ratio is from 2 to 2048.

DOD 1 - 13 (Figure 2 - 13)

The three-tone FSK modulated by the PCM-NRZ data is either 1 kB/sec or 2 kB/sec. The three tones are 95 kHz ("one"), 76 kHz ("zero"), 65 kHz ("S"). The "S" or space symbol is used only when neither a "one" or a "zero" are available for transmission. The FSK signal is 50% AM modulated by a symmetric triangular wave having a period equal to two bit intervals. The positive-going zero-crossing of the triangular wave is delayed from the bit-transition point by 6/10th of a bit interval.

Each transmission is initialized by a 1-second interval of "S's" and "S's" are inserted between commands when no data is available.

ASSUME ONE BLANK, S-STINC. COMPLETE MESSAGE IS AS FOLLOWS: BLANK S PORTING PROBLEM PROBLEM PORTING BS BLANK, S-STINC. COMPLETE MESSAGE IS AS FOLLOWS: BLANK S PORTING PROBLEM PORTING BS BANK, S-STINC. BLANK S PORTING PROBLEM PORTING BS BANK, S-STINC. BLANK S PORTING PROBLEM PORTING BS BANK PORTING BS BS B BT RECOTE WARD BS EXECUTE WARD BY EXECUTE WARD BY PORTING BY PRICE AND BLANKS. SUMMARY: A. 4 POSSIBLE SYMBULS TRANSMITTED J. BLANK - NO SIGNAL J. BLANK - NO SIGNAL J. STAC - ST CIVILES OF SUB CAMPLE S. J. DIFF - ST CIVILES OF SUB CAMPLE S. J. DIFF - ST CIVILES OF SUB CAMPLE S. J. DIFF - ST CIVILES OF SUB CAMPLE SUB TO SUB CAMPLE S. B. FREEDMENTY OF SUB CAMPLE SUM TOUGH ARM FROM TOOR ARE TO SUBJECT TO SUB CAMPLE S. B. FREEDMENTY OF SUB CAMPLE SUM TOUGH ARM FROM TOOR ARE TO SUBJECT TO SUB CAMPLE S. B. FREEDMENTY OF SUB CAMPLE SUM TOUGH ARM FROM TOOR ARE TO SUBJECT TO SUB CAMPLE S. B. FREEDMENTY OF SUB CAMPLE SUM TOUGH ARM FROM TOOR ARE TO SUBJECT TO SUB CAMPLE S. B. FREEDMENTY OF SUB CAMPLE SUM TOUGH ARM FROM TOOR ARE TO SUBJECT TO SUB CAMPLE S. B. FREEDMENTY OF SUB CAMPLE SUM TOUGH ARM FROM TOOR ARE TO SUB CAMPLE S. B. FREEDMENT OF SUB CAMPLE S. B. FREEDMENT OF SUB CAMPLE SUM TOUGH ARM FROM TOOR TOUGH TOUGH TO SUB CAMPLE S. B. FREEDMENT OF SUB CAMPLE S.
COMPLETE MESSAGE IS AS FOLLOWS: BE BLANK, S-SYNC, BLANKS PORT ADDRESS WIRD BIS BRIT BIS ENECUTE WARD WILL CONTAIN EITHER 2 OR 6 ERROR ERROR SUMMORT! A. 4 POSSIBLE SYMBUS TRANSMITTED 1. BLANK - NO STRANS 2. SYNC - S4 CYCLES OF SUR CARNIC. 3. SYNC - 34 CYCLES OF SUR CARNIC. 4. ZEAD - 18 CYCLES OF SUR CARNIC. 4. ZEAD - 18 CYCLES OF SUR CARNIC. 5. ZEAD - 18 CYCLES OF SUR CARNIC. 6. ZEAD - 18 CYCLES OF SUR CARNIC.
BLANK S PRIT BS 8 BIT BS REPORTS WORD BS EXECUTE WORD BS EXECUTE WAS BS I, WILL CONTAIN A EXERT EXPOSE AND BLANKS. SUMMANT: A. 4 POSSIBLE SYMBUS TRANSMITTED J. BLANK - NO SIGNAL 2, SYNC - S4 CWILLS OF SUB CAMBIE. 3. DIF - 36 CYCLES OF SUB CAMBIE. 4. ZEAD - 18 CYCLES OF SUB CAMBIE. 4. ZEAD - 18 CYCLES OF SUB CAMBIE.
SUMMARY: A. 4 POSSIBLE SYMBUS TRANSMITTED 1. BLANK - NO SIGNAL 2. SYNC - 54 CYCLES OF SUB CAMMIR 3. DAS - 36 CYCLES OF SUB CAMMIR 4. ZEAD - 18 CYCLES OF SUB CAMMIR
A. 4 POSSIBLE SYMBUS TRANSMITTED 1. BLANK - NO SIGNAL 2. SYNC - S4 CYCLES OF SHE CAPPUTE 3. DNF - 36 CYCLES OF SHE CAPPUTE 4. ZEAO - 18 CYCLES OF SHE CAPPUTE 1. ZEAO - 18 C
B. FREQUENCY OF SOB CARRON FINED IN AMUSE FORM 7000 AT TO 11034 WE






FIGURE 2 - 12

SAMEE FREQUENCY = 45 ZERO FREQUENCY = 76 ONE FREQUENCY = 95	KHZ PRESUBACIO	F SHE CAMEN YARIES	HITH DESIRED	LOGIC SMITE	: (3)		•		
SUB CAMPIER TO SUB CAMPIER AT TO SUB CAMPIER TO THE SUB-	\mathbb{W}			\mathbb{W}^{1}	W	\bigvee		Az	
STATES SMILE SMILE	SANCE SPACE	SIACE ONE	ZELO ON	SAICE.	2020	. SPACE	ONE.		
TRIANGULAR TO DULATION FREQUENCY TRACK IKHE IN 2 MAZ	BIT TIME							•	
FOR 50% AMELINA PLITUDE OF SUB-CAPAGE PARIED BY THE TELANGULAE	MODELATION, A. A. AMPLI	TOSE · O.S A1 AMPLIT	Bit Times						
MODULATED OUTPUT UM OF SUBCASSES AND						M			
RIAUGLE MODULES PERPURUES 2-35	3	DOD GENERA	1-13 TION						i <u>Andrea de la co</u> nstanción de la constanción del constanción de la constanción de
Oga Co	Y								•
P. P		FIGURE 2	- 13	***************************************			REA)(75.70	Pew 18 Feb

2.7.3 Acknowledgement Overdue Time

The worst case response time is 30 milliseconds. If all commandselected validations have not been returned within the response time, the message is retransmitted if the transmission counter is not zero. If zero, the failed validity check is so identified in the Command Channel Status Word.

2.8 Interface Specifications

The CE external interfaces are shown on the CE Test Configuration block diagram, Figure 2-14. Specifications for each interface are listed in the following:

2.8.1 Data Bus: A 16-bit tri-state bus with most significant bit
(MSB) named MBD15- and least significant bit (LSB)
MBD00- Logic "0" = 2 to 5 VDC
Logic "1" = 0 to 0.8 VDC

2.8.2 Address Bus: A 16-bit tri-state bus with MSE named MBA15- and LSB named MBA00- Logic "0" = 2 to 5 VDC Logic "1" = 0 to 0.8 VDC

2.8.3 Control Bus: Consists of three control lines for Master Bus Request (MBRQS-), Master Bus Acknowledge (MBACK-), and Master Bus Write/Read (MBWRT-).

Logic "0" = 2 to 5 VDC


Logic "1" = 0 to 0.8 VDC

2.8.4 Encrypter Interface: Differential TTL-level line drivers and receivers are used on the seven encrypter interface signals. The interface cabling consists of seven twisted-pair lines with an overall shield. Output signals are 1-0-S data out and one clock. Input signals are 1-0-S data-in.

Signal amplitude:
- logic "0" = 0.0 volts ± 0.5 volts
logic "1" = 5.0 volts ± 1.0 volts

2.8.5 Digital Voice Modulator

The Command Encoder's digital voice interface consists of a serial input data port and a gated output clock for synchronization. When the modulator is set up for digital voice multiplexing, the 32 KHz square wave clock is enabled and sent out to the digital voice modulator. The leading edge is to be used by the modulator to update its output data and the trailing edge is used as a strobe within the Coding and Format Generation Unit's digital voice buffer (See Figure 2 - 15).



2.8.5 (Digital Voice Modulator, Continued)

Digital Voice Data

The Command Encoder will accept digital voice data over a twisted pair cable with the following characteristics:

AMPLITUDE

- Logic "0": 0.0 volts ± 0.5 volts Logic "1": 5.0 volts ± 1.0 volts

RISE TIME

- less than lusec.

32 KHZ Clock

The Command Encoder outputs a gated clock with the following characteristics:




FIGURE 2-15

FREQUENCY

- 32.264 KHz ±0.005%

AMPLITUDE

- Logic "0": 0.0 volts ±0.5 volts

- Logic "1": 5.0 volts ±1.0 volts

DUTY CYCLE

(when enabled)

- 50 percent ±10 percent jitter

RISE TIME

- Less than 150 nanosec.

2.8.6 Payload Link Output

The payload link output shall be a modulated baseband to be used as the modulation for the orbiter to payload radio transmitter. Its characteristics are as follows:

Amplitude: ± 1.0 volts ± 0.1 volts (R1 = 75)

Rise Time: ∠lµs (for rectangular signals)

Frequency Range: 100 to 95,000 Hz

B. CE HARDWARE

1.0 COMMAND ENCODER MODULATOR, DIGITAL PORTION

The Modulator is designed to appropriately modulate a sub-carrier with the encoded data in accordance with the selected payload's input requirements.

1.1 Functional Block Diagrams


A functional block diagram of the Modulator is shown in Figure 1-1 and it identifies the major component areas. The P/S (parallel to serial) Converter is used in NASA modes 1, 2 and 6. It converts 16-bit parallel words loaded from the Data Buffer to serial data. The Data Buffer acts as a double buffer for the P/S Converter, thereby increasing the interrupt service window from 1 to 16 bit imes (to approximately 396 μ sec.)

The Sub-Carrier Synthesizer is responsible for the generation of the subcarrier tone frequency. It is generated in a totally digital manner and is capable of generating tones in the range from 1 Hz to 95 KHz. The $F_{\rm S}$ Buffer acts a double buffer for the Sub-Carrier Synthesizer. Its presence is dictated by the fact that in NASA 5 and DOD modes, sub-carrier frequency data must occur at the beginning of the bit interval. The Modulation Synthesizer operates in a similar manner to produce the modulation signal and also generates the bit timing signals. The F_{M} Buffer is the register which contains the value of the modulation frequency to be generated. Double buffering is not required since no change in the modulation frequency takes place during data transmission. The bit timing signals are developed by the M and N Counters. The M Counter determines the length of the tone burst of the sub-carrier synthesizer while the N Counter determines the bit length. The Counter Buffer double buffers data for the M and N Counters. Due to the use of low-power logic and its associated timing problems, a four phase clock is derived from the 222 Hz oscillator. The contents of the Control Register define the mode of operation in which the modulator is to run. The Vector Generator, Bus Timing and Control Logic and 3:8 Necoder form a part of the RP-16 Microprocessor (µP) interface. The Bus Hung Detector, Power Up Detector and Interval Timer are physically located on one of the modulator logic cards but are not necessary for modulator operation. Their functions will be described in more detail in a later section.

1.2 Modulator Output Specifications

The Command Encoder Digital Modulator possesses the following performance specifications:

Sub-Carrier Synthesizer
Range 1 Hz to 95 KHz
Accuracy ±.005%
Resolution 1 Hz
Total Harmonic Distortion ∠5%



1-1



1.2 (Modulator Output Specifications, Continued)

Modulation Synthesizer
Range 1 Hz to 65,535 Hz
Accuracy ±.005%
Resolution 1 Hz
Phase Shift 0 to 7/8 cycle in DOD mode, 0 to 15/16 in NASA modes
Phase Resolution 1/8 cycle in DOD mode, 1/16 cycle in NASA modes
Waveforms Sine or Triangle

Modulation Feedthrough at least 26 db below sub-carrier

Modulation Shift Time less than I sec.

1.3 Detailed Block Diagrams and Register Formats

Reference should be made to Figures1-2 & 1-6 for the discussion. Figure 1-2 is a block diagram of the digital portion of the modulator in slightly more detail than Figure 1-1. Figure 1-6 defines the data formats followed by the μP when communicating with the modulator.

1.3.1 Data Buffer

The Data Buffer is a sixteen (16) bit register loadable form the μP which serves as a double buffer for the Parallel to Serial Converter. The most significant bit (MSB) is defined as bit 15 while the least significant bit (LSB) has been assigned to bit 0.


1.3.2 Parallel to Serial Converger

The P/S Converter is loaded sixteen bits at a time from the Data Buffer as a function of the value of the N Counter going to zero. It shifts the data one bit at a time to form a serial stream. When transmitting serial data, the MSB (bit 15) is sent first. The P/S Converter is used in modes, NASA 1, NASA 2 and NASA 6.

1.3.3 Sub-Carrier Synthesizer

Fs Buffer

The Fs Buffer is a sixteen Bit register, the contents of which specify the frequency of the sub-carrier synthesizer. In all modulation modes with the exception of DOD, the MSB is stored in bit 15 with the LSB in bit 0. In DOD mode, the MSB is stored in bit 0, the LSB in bit 1, the (LSB + 1) in bit 2 and so forth until finally the (MSB - 1) is stored in bit 15. The Fs Buffer serves as a double buffer for the Fs Register and as such is loadable by the μP .



RAYTHEON COMPANY

EQUIPMENT DIVISION



1.3.3 (Sub-Carrier Synthesizer, Continued)

FS Buffer in NASA 1 Mode with Voice

In NASA 1, the sub-carrier synthesizer is used to generate the clock for the voice interface. In order for the clock to be exactly 4/5 of the 40.330 KHz necessary for proper voice data synchronization, it was necessary to increase the sub-carrier synthesizer clock by a factor of 2 to 2^{21} Hz. Therefore, when in the NASA 1 mode with voice, the frequency specified by the FS buffer should be one-half the desired frequency value.

Fg Register

The F_S Register should not be confused with the F_S Buffer. The F_S Register is a seventeen (17) bit register loaded in parallel from the F_S Buffer. It is possible to load this 17 bit register from a 16 bit buffer once one observes that all DOD frequencies are even (LSB = 0) and all NASA frequencies are lower than 65 KHz (MSB = 0). Hence, in DOD mode, bit 0 of the F_S Register is set to 0 while bit 0 of the F_S Buffer becomes the seventeenth bit of the F_S Register.

ØS Register

The Ø_S Register is a twenty (20) bit register which forms a part of the sub-carrier modulator. The register is loaded in parallel with the twenty outputs of the sub-carrier synthesizer adder. The most significant nine (9) bits of this register form the address for the sub-carrier SINE PROM.

Sub-Carrier Adder

The Sub-Carrier Adder is a 20 bit, full binary adder. The contents of the FS Register are added to the contents of the \$5 Register and the resultant SUM is returned to the \$5 Register.

Sub-Carrier Sine PROM

The Sub-Carrier Sine PROM is organized 512 words by 8 bits. The contents of this PROM represent 512 amplitude samples of a SINE wave traveling through 360°. To implement a 512 word by 8-bit memory, four 256 x 4 PROM chips are required.

1.3.3 (Sub-Carrier Synthesizer, Continued)

Figure 1-3 depicts the configuration:




FIGURE 1-3

The contents of each of these four PROM's is given in Tables 1, 2, 3 and 4. The notation used in Tables 1 through 4 is hexadecimal.

1.3.4 Modulation Synthesizer

F_M Register

The F_M Register is a sixteen bit register loadable by the μP . The MSB is defined as being bit 15 and the LSB has been assigned to bit 0. The contents of this register specify the frequency of the modulation waveform.

TABLE 1

<u>Address</u>			Da	ata				
øøø	01	0 1	01	01	01	01	01	01
ØØ8	01	01	"	1'	1'	3.1	11	1'
Ø1Ø	1'	1'	1'	1'	1 1	21	21	21
Ø18	21	21	21	21	21	21	21	2'
Ø2Ø	31	31	31	31	31	31	31	31
Ø28	31	31	31	41	41	41	41	41
Ø3Ø	4'	41	41	4'	41	41	41	41
Ø38	51	51	51	51	51	51	51	5'
040	51	51	51	51	51	5 1	61	61
Ø48	61	61	61	61	61	61	61	61
Ø5Ø	61	61	61	61	6'	6.1	61	61
Ø58	71	71	71	71	71	71	71	71
Ø6Ø	71	71	7'	71	71	71	71	71
Ø68	71	71	71	71	71	71	7*	7 *
Ø7Ø	71	71	71	71	7'	71	7'	71
Ø78	71	7'	71	7'	7'	71	71	7'
Ø8Ø	7'	7'	7†	7'	7'	71	71	71
Ø88	71	7*	71	7'	71	7'	71	7'
Ø9Ø	71	7'	71	71	7'	71	71	7'
Ø98	7'	71	71	7'	7 *	7†	7'	71

RAYTHEON COMPANY RAYTHEON



(Table 1, Continued)

Address				Da	ta			
ØAØ	71	71	71	71	71	71	71	71
ØA8	71	61	61	61	61	61	6'	61
ØBØ	61	61	6'	61	61	61	61	61
ØB8	61	61	61	51	51	51	51	5'
ØCØ	5'	51	51	51	51	51	51	51
ØC8	51	41	4 '	41	41	41	41	4'
ØDØ	41	41	4 †	41	41	41	31	31
ØD8	31	31	31	31	31	31	31	3 !
ØEØ	31	2'	2'	2'	21	21	21	21
ØE8	2'	21	21	2'	1'	1'	1'	1'
ØFØ	1'	1'	1'	1'	1'	1'	1'	01
ØF8	ø٠	ø٠	ø.	ø.	ø١	ø.	ø١	ø٠
FIN	•		•	-		-	1	•

CE-08 Location G4 CE-06 Location H4

TABLE 2

Address				Dat	<u>ta</u>			
øøø	ø٠	21	31	51	61	81	91	B†
ØØ8	Ċ١	E١	ø٠	1'	31	41	61	71
ØlØ	91	A*	Ċ	D١	F١	ø.	21	31
Ø18	51	61	81	91	Вt	C'	E'	F۱
Ø2Ø	1'	21	31	51	61	81	91	A'
Ø28	C'	D١	F	ø١	1'	31	41	5 '
Ø3Ø	71	81	91	A١	C'	D١	E'	F
Ø38	1'	21	31	41	51	61	81	91
Ø4Ø	A١	B'	C'	D١	E'	F†	ø.	1'
Ø48	21	31	4'	5'	61	71	81	91
Ø5Ø	A١	A'	Вt	C†	D'	E'	F'	Ė1
Ø58	ø٠	1'	1'	21	31	3 '	41	5'
Ø6Ø	51	61	61	7'	81	8 *	91	91
Ø68	A١	A'	A١	B'	B1	C'	C¹	C'
Ø7Ø	D'	D١	D'	D'	E١	E'	E١	E'
Ø78	E'	F١	F	F	F	F	F١	F
Ø8Ø	F*	F۴	F'	F.	F١	F٠	F١	F'
Ø88	E,	Εt	E'	E'	E١	D.	ים	D'
Ø9Ø	D'	C'	C'	C'	В¹	B'	À١	A١
Ø98	A¹	91	91	81	81	71	61	61
ØAØ	51	5 '	41	31	31	2'	1'	1'
ØA8	ø.	F'	F'	E'	D'	C'	B'	A¹
ØBØ	A١	91	81	71	61	51	41	3'
ØB8	21	1'	ø٠	F١	E'	D†	C'	B'
ØCØ	A†	91	81	61	51	41	31	2'
ØC8	1'	F١	E'	D'	C'	A1	91	81
ØDØ	71	5'	41	31	1'	ø٠	F	D'
ØD8	C†	A١	91	81	61	51	31	21

RAYTHEON COMPANY





(Table 2, Continued)

Address	•	<u>Data</u>								
ØEØ	1'	F!	E'	C†	В	91	81	61		
ØE8	51	3 '	21	ø	F	D†	C'	À١		
ØFØ	91	71	61	41	31	1'	ØI	E'		
øf8 Fin	C'	Bı	91	81	61	51	31	1'		
ርክ_ሰ <u>ል</u>		.	. 4	4						

TABLE 3

CE-06 Location B2

									-	
.	Addres	55			Dàt	<u>.</u>				
	292	F'	F *	F.	F *	F'	F.	FI	F.	
	325	F'	F.	F'	E.	E'	E.	E.	E.	
	510	E*	Ξ·	E.	E •	E.	E.	:D *	D.	
	016	D.	D *	D •	D.	D.	D.	D.	D.	
	3 20	Ç.	C.	Ç,	C •	Ç.	C+	C *	C.	
	ઝટ ક	C *	C •	C.	C'	4	3,	E *	B *	
	303	5 •	3.	В,	В'	1	E *	\mathbf{B}^{\bullet}	B .	
	338	4.	A*	A*	A'	A'	A ·	A	A	
	34.3	ù.	A'	4	A *	Δ	A t	4.	. 4	
	945	9.	9'	9 •	9 •	9.6	ç:	9'	9 4	
	25 8	91	9.	9,	9.	9 1	Ģ:	91	9•	
	Ø58	91	8 •	8 •	8.	8,	8,	8 .	8.	
	Ø 63	8 •	8 *	81	ुउ≉	8.	8 •	8 •	8"	
	068	81	8	3.	S.	8,	8 *	8 *	8'	
	370	€,	8.	ક•	3 :	S *	8 .	8 *	g•	
	978	5.	8'	31	8.	8 •	8 •	8'	8.	
	မိဝိ ဇ်	5 *	8.	ë*	31	કે'	8 •	8'	\mathbf{g}_{1}	
	388	8 *	S *	8 *	3 °	8.	8 •	8 *	8*	
	292	3 •	8•	8 •	8 *	8'	8 •	8 '	8.	
	398	8.	8 •	3 •	ě.	8 '	8 '	81	8,	
	gag	51	81	8.	8'	5 *	81	8 *	ઙ•	
	8AB	9 *	?'	ò٠	91	9•	Òι	9 •	91	
	762	9	9 •	Э,	9 •	9 •	91	÷ ټ	9.	
	338	Ò.	9 •	A •	A.	A^{\bullet}	\mathbf{A}^{\bullet}	A ·	\mathbf{A}^{\bullet}	
	2C3	A^*	A'	<u> A</u> *	Α.	A *	A^{+}	A •	A *	
	200	a.	٠ ن	23 *	3 '	B *	B *	B •	3.	
	SDC	E.	B ·	3 *	<u> </u>	5 *	Ç,	C .	C'	
	3D S	G *	C'	C.	C'	C.	C.	C ·	C *	
	9 E3	C.	D.	D.	J .	D.	В·	D.	D*	
	JE8	D.	D.	D *	E'	Ξ.	E.	E •	E.	
	3F3	E.	<u>.</u>	E'	Ξ,	E.	E.	F *	F'	
	ufs	F'	F.	F'	F *	F'	Fi	F.	F	

ORIGINAL PAGE IS OF POOR QUALITY

CE-08 Location A5 Location B3

FIN

TABLE 4

Addres	<u>ਪ</u>		Da	ta				
322	F'	E'	D.	в•	A'	8 *	7 •	5 •
Ø28	4 •	2 *	ø•	F.	D'	C·	A ·	9 '
010	7.	6 •	4 *	3 •	1 *	Øŧ	E.	D.
918	В.	A.	8 .	7 '	51	4 '	2 *	1 *
320	F.	E'	D*	В•	A'	81	7'	6 *
C28	4 '	3 •	1 *	3 .	F'	D ·	C'	B *
33 3	9•	8 •	7 .	ó'	4 *	3'	2.	I,
338	F*	E :	D.	~ •	В.	A'	8 *	7 *
940	61	5 °	4 *	3 *	2'	1 '	ø.	F'
348	E'	D.	C t	В•	A T	9 '	8	7'
353	61	ó°	5'	4 '	3'	2'	1'	1 *
258	ø.	F *	F •	E.	D.	D '	C .	В.
ð6.°	В.	Α'	A '	9'	8 *	8 •	7 •	7 •
Ø6 -	6 *	ó'	6'	5 *	5'	4	4'	4 *
373	3,	3 •	3 •	3 •	2'	2 '	2'	з.
2 7 8	2 +	1 •	1 '	i •	1 '	1 .	1.	1.
382	1.	1.	1'	1 '	1 '	1.	1 *	1 *
08 6	5,	2.	2,	2 '	2'	3 '	3,	3 '
Ø90	3 •	4 *	4 '	4 '	5 1	5 •	6'	6'
Ø98	61	7 '	7'	8.	દ •	9 •	A'	A ·
Jag	b.	3 •	C'	D'	D.	E •	F.	F'
3A8	2 *	1 *	1 *	2 •	3 •	4	5 '	61
6 <u>96</u>	<u> </u>	7.	K.	9 1	A'	8'	C.	Đ:
	E.		3 .	•	91	31	4 '	5 '
ØCØ	6'	7 *	5 *	A.	5	G.	D.	E.
9C8	F	1 .	2 *	3 *	4 *	6'	7:	8'
2 D3	91	5.	C.	D.	F'	Ø.	1 '	3'
ads	4 *	6 •	7 *	8 •	A •	В'	D'	E'
SE3	F'	1'	2 *	4 '	5 '	7 1	8	A '
3E8	8	D'	E.	8.	1'	3 '	4 1	6'
OFZ	7 '	ç.	A'	C'	D.	F	0.	2'
JF8	4 *	5 '	7 •	8 •	Α.	В.	D.	F'
FIN								
CE-08		cat		G5				
CE-06	Lo	cat	ion	Н3				

1.3.4 (Modulation Synthesizer, Continued)

Ø_M Register

The θ_M Register is a sixteen bit register which forms a part of the modulation synthesizer. This register is loaded in parallel with data from the sixteen outputs of the modulation synthesizer adder. The most significant five (5) bits of the θ_M Register form a part of the modulation synthesizer Sine PROM.

1.3.4 (Modulation Synthesizer, Continued)

Ø_M Counter '

The $oldsymbol{\emptyset}_{M}$ Counter is a four (4) bit binary counter whose outputs form the most significant four bits of address of the modulation synthesizer Sine PROM. This counter also handles the phase shift requirement of the modulation waveform. The counter is incremented by the carry overflow from the modulation synthesizer adder.

Øs Counter

The \emptyset S Counter is a four bit binary counter whose task is to define the length of the bit interval. This counter is also incremented by the carry overflow from the modulation synthesizer adder.

Modulation Synthesizer Adder

The Modulation Synthesizer Adder is a sixteen (16) bit full finary adder. The contents of the FM Register and the β_M Register are summed and the result is stored in the β_M Register. The "carry out" of the adder is used to increment the β_S Counter and the β_M Counter.

Modulation Sine PROM

The Modulation Sine PROM is organized 512 words by 8 bits. The contents of the PROM represent 512 samples of 2 Sine wave traveling through 360°. The configuration of the Modulation Synthesizer SINE PROM is similar to that used for the Sub-Carrier. Figure 1-4 shows this configuration:




FIGURE 1-4

The hexadecimal values of each of these PROM's is given in Tables 1, 2, 3 and 4.

Modulation Synthesizer 2:1 Multiplexer

In NASA modes 2, 3, 4 and 5, the function of the modulation synthesizer is to generate a Sine wave. In modes DOD 1-13, the modulation synthesizer must generate a triangular waveform. The 2:1 Multiplexer sends either the output of the PROM or the output from the Exclusive-OR triangle generator gates to the analog logic.

1.3.4 (Modulation Synthesizer, Continued)

Modulation Synthesizer Exclusive-OR Gates

These Exclusive-OR gates modify the Modulation Synthesizer Sine PROM address to form the DOD triangular waveform per the following algorithm:

If address bits 7 and 8 are equal to 0 (0° - 90°), do not modify address bits 0 through 8.

If address bit 7 is equal to 1 and bit 8 is equal to 0 (90° - 180°), complement bits 0 through 7. Do not modify bit 8.

If address bit 7 is equal to 0 and bit 8 is equal to 1 (180° - 270°), complement bits 0 through 7.

Do not modify bit 8.

If address bits 7 and 8 are equal to 1 (270° - 360°), do not modify address bits 0 through 8.

This algorithm when followed will result in a waveform similar to that drawn in Figure 1-5.

Counter Buffer

The Counter Buffer is a sixteen (16) bit register loadable by the μP . It double buffers data for the M and N Counters. Bits 0 through 7 have been assigned for the storage of M Counter data with bit 0 the LSB and bit 7 the MSB. Bit 8 has been assigned the LSB of the N Counter data with bit 15 the MSB.

M Counter


The M Counter is an eight (8) bit binary counter which is loaded from bits 0 through 7 of the Counter Buffer. Its purpose is to regulate the amount of time the sub-carrier synthesizer is allowed to operate. If the value of the M Counter is not equal to zero, then the sub-carrier synthesizer is free to run. This counter is incremented at the end of every bit interval.

N Counter

The N Counter is an eight (8) bit binary counter which is loaded from bits 8 through 15 of the Counter Buffer. The value of the N Counter is the number of bit intervals the modulation synthesizer is allowed to run.

1.3.5 Control Register

The control register is a sixteen (16) bit register loadable by the μP . The contents of this register defines what action the modulator is to perform. Reference should be made to Figure 1-6 for this discussion.






Figure 1-6 Modulator Register Addresses Data Formats

RAYTHEON COMPANY RAYTHEON

1.3.5 (Control Register, Continued)

bits 15, 14, 13, 12, 11 and 10 define what modulation mode is to be followed. Only one mode may be selected at any one time.

bits 9, 8, 7 and 6 control the phase shift of the mdoulation synthesizer waveform. The amount of phase shift may be determined per Figures 1-7 and 1-8.

C	ONTROL	REGISTE	R BIT	AMOUNT OF PHASE SHIFT REQUIRED
Bit 9	Bit 8	Bit 7	Bit 6	Shift Regulation
0	0	0	0	1/2 cycle 7/16 cycle
0	0	1	0	3/8 cycle 5/16 cycle
0 0	1	0	0 1	1/4 cycle 3/16 cycle
0 0	1	1 1	0	1/8 cycle 1/16 cycle
1	0	0	0	0 cycle

FIGURE 1-7
Phase Shift of the Modulation Synthesizer in NASA Mode 5

C	ONTROL	REGISTE	R BIT	AMOUNT OF PHASE					
Bit 9	Bit 8	Bit 7	Bit 6	SHIFT REQUIRED					
0	0	0	0	l cycle					
Ö	0	0] 1	1/2 + 1/4 + 1/8 = 7/8 cycle					
0	0	1	lol	1/2 + 1/4 = 3/4 cycle					
0	0	1	1 1	1/2 + 1/8 = 5/8 cycle					
0	1	0	0	1/2 cycle					
0	1	0	1	1/8 + 1/4 = 3/8 cycle					
0	1	1	0	1/4 cycle					
0	1	1	1 1	1/8 cycle					
1	0	0	0	0					

FIGURE 1-8
Phase Shift of the Modulation Synthesizer in DOD Modes 1 through 13



1.3.5 (Control Register, Continued)

- bits 8, 7, and 6 control the phase shift of the modulation synthesizer waveform. The amount of phase shift may be determined per Figure 1-5.
- bit 5 is the "RUN" bit. If set, the four-phase block to the synthesizers is enabled. If it is desired to stop the modulator, this bit should be reset (set to "0"). The modulator will complete the processing of any partially completed data and then stop.
- bit 4 if set (equal to a logic 1) will enable modulator data service interrupt requests. If this bit is reset, all modulator data service interrupts to the Command Encoder µP will be inhibited.
- bit 3 if set will enable the modulator error interrupt to be sent to the µP. If reset, the error interrupt will be inhibited. Receipt of this interrupt is an indication that the "activity detector" monitoring the analog output of the modulator has sensed an error.
- bit 2 is the maintenance or test bit. If set, the 2²² Hz oscillator is multiplexed off and a programmable single step clock is enabled. The bit should only be set when maintenance testing is desired.
- bit 1 is the PAUSE bit. This bit normally is only used in the NASA 5 mode. If set, the digital portion of the modulator continues to run, but the cross-link output is forced to zero volts. The use of this bit permits the modulator to continue to generate data interrupts to the µP to maintain bit intervals. The modulator will enter or exit the PAUSE mode only at the start of a bit interval.
- bit 0 if set (equal to logic "1") enables the 32 KHz clock used in the Voice Interface. This bit should be set only if NASA 1 mode with voice has been selected.

Microprocessor Interface

The modulator interface to the Command Encoder RP-16 Microprocessor (uP) is composed of the following parts:

1.4.1 Bus Timing and Control

The Bus Timing and Control Logic is composed of the necessary circuitry to interface with the μP Bus Control signals; CBRQS-, CBACK-, and CBWRT-. CBRQS- is the µP bus "request" signal; CBACK- is generated by the modulator and is the μP bus "acknowledge" signal; and CBWRT- is the μP bus "write" signal indicating whether the current request cycle is a "read" or "write".

1.4.1 (Bus Timing and Control, Continued)

3:8 Decoder

The 3:8 Decoder combined with the Bus Timing and Control Logic decodes the μP address bus to determine which function code is being selected. Figure 1-6 lists the octal addresses of each function decode. Note that all the function codes with the sole exception of the READ PROM ADDRESS REGISTER is a μP "write" operation. The modulator will respond to a bus request to "read" if any of the addresses assigned to the modulator are active. In each case, this "read" will gate onto the μP data bus the eight least significant bits of both the Sub-Carrier and Modulation Synthesizer PROM address registers. This latter feature is most often used in the Maintenance mode. Three of the "write" function decodes deserve special attention. Reference the following sections.

Function Decode

Load and START/STOP Interval Timer.

If the μP performs a "write" request to octal address 176105 and if μP Data Bus Bit 15 is a "1", then a 16-bit binary counter is loaded from the μP bus with the contents specified by μP Data Bus Bits 0 through 14. The counter LSB is preset to 0 by logic. Reference Figure 1-6. This also enables a 220 Hz clock to begin clocking a binary counter. The counter continues to decrement until the underflow condition exists whereupon an interrupt to the μP will be generated. If at any time during the counting process if the μP performs a "write" request to octal address 176105 and μP Data Bit 15 is equal to "0", then the counter is cleared, the interval timer interrupt is masked and the counter clock is disabled.

The maximum interval which may be set is 62.5 msec.

Programmable Single Step Clock


In the maintenance mode, the 2^{22} Hz oscillator is disabled. Each time this function code is executed, it represents one cycle of the 2^{22} Hz clock.

Programmable Modulator Clear

This function code, when executed, will initialize the Modulator in a similar manner as the Master Clear (MSTCL-) signal on the μP bus with the exception that the four-phase clock circuitry is not re-initialized.

1.4.2 Interrupt Logic

The modulator has three separate interrupt lines going to the Priority Interrupt Network (PIN). Reference the following sections. Note: the order of the subsequent sub-paragraphs is not intended to dictate the level of interrupts as seen by the PIN.



1.4.2 (Interrupt Logic, Continued)

Modulator Interrupt Request Number 1

This interrupt is generated if either the modulator is requesting data or if the "activity detector" on the cross-link output has sensed an error. Separate mask functions (see Figure 1-6) permit the disabling of either or both conditions. When the uP responds with the interrupt acknowledge pulse, the modulator will vector the program to the appropriate service subroutine. The interrupt vector trap addresses are defined in Figure 1-9.




FIGURE 1-9

Notes:

- 1. An "activity detector error" takes priority over a data service request.
- The modulator only supplies the three (3) least significant address bits. The remainder are supplied by the Priority Interrupt Network.

Modulator Interrupt Request Number 2

This interrupt is generated by the interval timer. Since it is a dedicated interrupt, no extra vectoring logic is necessary. The trap address will be assigned by the PIN.

Modulator Interrupt Request Number 3

This interrupt is generated by the Hung Bus Detector. Since it is a dedicated interrupt, no extra vectoring logic is necessary. The trap address will be assigned by the PIN.

RAYTHEON COMPANY RAYTHEON





1.4.3 Hung Bus Detector

A "Hung Bus" condition exists whenever the µP issues a bus request (CBRQS) and a peripheral (or memory) does not issue a bus acknowledge (CBACK). If the acknowledge is not issued the µP effectively would remain in a loop forever. The Hung Bus Detector will detect the condition and release the µP by issuing a CBACK. In order to inform the μP that such an event has occurred, a LED on the Command Encoder front panel will be lit and an interrupt to the µP will be generated. The detector will allow an unanswered CBRQS for approximately 16 usec. before taking action. The LED may be extinquished either by issuance of the modulator programmed clear function or by the μP bus Master Clear.

1.4.4 Power Status Change Detector

A circuit to detect that the plus five (+5) volt power supply has been turned ON has been included. If the +5 volt supply is initially OFF and then turned ON, a LED on the Command Encoder front panel will be lit. This LED may be extinquished only by the µP bus Master Clear signal.

1.4.5 Four-Phase Clock

Extensive use of low-power logic has necessitated the use of a fourphase clock. The outputs of the clock generator are shown in Figure 1-10.

1.5 Hardware State Following a Microprocessor Master Clear

If the μP bus signal MSTCL- (Master Clear) is activiated, the modulator will assume the following state.

- The Control Register will be cleared (all bits set to "0")
- The Power Status Change Detector will be reset.
- The Interval Timer will be reset and halted.
- The Hung Rus Detector will be reset. d.
- The Øs Register will be reset.
- The \emptyset_M Counter, \emptyset_M Register and \emptyset_S Counter will be reset.
- The Counter Buffer and M and N Counters will be reset.
- The Four-Phase Clock will be cleared and re-enabled. h.

1.6 Software Considerations

The following series of flowcharts (Figures 1-11 through 1-17) are intended to be a rough outline of the modulator software driver requirements.

1.7 Built-In Test Equipment (BITE)

Two special features were added to the modulator design to facilitate the logic checkout and to support on-site maintenance. This first feature is a programmable single step clock. By setting the Maintenance bit in the Control Register, the free running 2^{22} Hz. oscillator is gated off. Every time the programmable single step clock function code is executed, it represents one cycle of the 222 Hz. clock. The second special feature is the ability to interrogate the eight (8) least significant bits of both the sub-carrier and modulation synthesizer PROM address registers. The format of both these codes is shown in Figure 1-6.






Figure 1-10 / /
Four-Phase Clock Timing




ORIGINAL PAGE IS OF POOR QUALITY

figure 1-11

NH. H : 2/11/75



NASA 2 LATE =3/19/25



Address Freq


1025 He 1352 He 1660 He 5457 He 2000 He 3305 He
1097 1447 4245 5790 2270 3621
1174 1549 4550 6177 2650 3650
1262 1760 5155 3000 3650

ORIGINAL PAGE IN OF POOR QUALITY

1-13

WHIF 3


AB TOP



7000 Hz < Freq < 11024 Hz

M=0 = blonk = 18 = Legic 0 = 36 = Logic 1 = 54 = Synch Code

> 1. A.A. 4 2.AB = 110/2



ORIGINAL PAGE IS OF POOR QUALITY

10 A. H. 11/17

EXIT

E probator i





Figure 1-16

NASA 6

:AE 3/19/15 5/5/75



frey = 500 Hz or IKHZ

space = 65 KHZ Zero = 76 KHZ ONE = 95 KHZ

> ORIGINAL PAGE IS OF POOR QUALITY

> > DOD 1-13

2RE 2/20/5

RAYTHEON COMPANY RAYTHEON ___

1.8 Schematics

The digital porion of the modulator is partitioned onto three separate wire wrap cards. The drawing numbers of each card are listed below:

Dwg. No.	<u>Title</u>	Logic
893183	Modulator Synthesizer	Modulation Synthesizer, M Counter, N Counter, Counter Buffer, Four-Phase Clock
893184	Sub-Carrier Synthesizer	Sub-Carrier Synthesizer, Data Buffer, Parallel/Serial Converter
893185	μP Interface	Control Register, Address and Function Decoders, Vector Gen- erator, Power Status Change De- tector, Interval Timer, Hung Bus Detector

2.0 MODULATOR ANALOG PORTION

This section describes the design of the anlog portion of the Command Encoder. Its function is to provide the subcarrier and modulation waveforms for the various NASA codes under control of the digital portion of the modulator. It also provides the payload crosslink output cable driver and output activity detector for the BITE function.

References:

- (1) Space Shuttle Onboard Command Encoder Design Definition Study Final Report, FR73-4525, 15 Dec. 1973
- (2) Command Encoder Specification, Sales Order no. 81364 rev. 0, 20 Jan. 1975

2.1 Functional Description

2.1.1 Requirements/Performance

Subcarrier

range 1 to 95 KHz total harmonic distortion <5%

Modulation

waveform sine or triangle range 1 to 65,535 Hz phase shift 0 to 7/8 cycle phase resolution 1/8 cycle (45°)

Modulation Feedthrough <-26db Modulator Shift Time <1 sec.

RAYTHEON COMPANY RAYTHEON

2.1.1 (Requirements/Performance, Continued)

Payload Link Output

amplitude ±1V ±10% (±1db)

load impedance 75 ohms

rise time (for NASA

1 § 6) <1 usec jitter (for NASA 1 § 6) <5 NS

frequency range 100 to 95,000 Hz

Activity Detector

signal TTL compatible

"1" fault

"O" output normal

Digital Inputs

impedance TTL compatible

leve1

NASA 2 Carrier

frequency 70 KHz accuracy ±1% deviation ±5 KHz

Oscillator Output

frequency 4,194,304 Hz (2²² Hz)

actual unit is 4.1943 MHz

accuracy ±.001%

temperature ±.001%

stability 0°C to 50°C output 10 TTL loads

"1" > 2.4V @ -2 ma

Power Requirements

+ 5 VDC @ 100 ma

-15 VDC @ 200 ma

+15 VDC @ 200 ma

2.1.2 Assumptions/Tradeoffs

The conceptual design and design tradeoffs were previously determined under design definition study - see Ref. 1 sections 2.2.7 and 3.4.

2.1.3 Interface Definition

The following is the specification for the analog/digital interface for the modulator. It describes the switch control signals and D/A converter input.

Sub-Carrier D/A Interface

The sine ROM contents will be as follows:

 $A(n) = 127 SIN \frac{2\pi n}{512}$

A(n) = Contents of address n (8.bits)

(2's complement code)

 $n = Address 0 \le n \le 511$ (9 bits)

In the case of the sub-carrier synthesizer the ROM will drive the D/A convertor directly. The converter represents 1 standard TTL load.


"0" +.5V @ 1.6 ma (sink)
"1" +2.5V @ 50 ua (source)

At the completion of tone bursts in NASA 3 and 4 and at the completion of all modulation types the last word to the D/A is to be a "zero" (00000000), which is also the contents of memory location zero of the ROM. During power turn-on and then during any time the sub-carrier synthesizer is not used, this same word should be sent to the D/A.

Modulation D/A Interface

The contents of the modulation ROM is the same as that of the sub-carrier ROM. The same conditions concerning the last word to the D/A as in the sub-carrier case apply.

Unlike the sub-carrier D/A the ROM contents must be loaded into a parallel to parallel register to eliminate bad data due to address bit timing problems.



Switch Control Signals

The following signals are required for controlling the various FET switches.

Active State (High) No	(1) of Loads
NASA 1 and NASA 6	1
NASA 2	3
NASA 3, 4 and 5 and DOD1-13	2
NASA 5 and DOD1-13	1
When no crosslink output is required	2
	NASA 1 and NASA 6 NASA 2 NASA 3, 4 and 5 and DOD1-13 NASA 5 and DOD1-13 When no crosslink output is

)

(1) One load is -

"1" \geq 2.5V \otimes < 100 μ a sink

"0" s .8V @ < 4 ua sink

2.1.3 (Interface Definition, Continued)

NASA 1 and NASA 6 Data Input

The NASA 1 and 6 input drives one gate. The signal is called N16DAT+ "1" $\geq 2.5V$? 40 μa source "0" \leq .8V @ 1.6 ma sink

Activity Detector Interface

The Activity Detector output (ACERROR+) is high any time an output fault is detected. That is if no output is detected 4 ms after start of modulator action or some output remains 20 ms after the modulator action stops.

ACERROR+ (output)
represents standard TTL output
"1" > 2.5V @ 40 µa source

"0" <u>< .4</u>V @ <16 ma sink

GATE (input)

represents one standard TTL load

"1" >2.4V @ 50 a (sink)

"0" <.5V @ 1.6 ma (source)

The "GATE" signal from the digital protion of the modulator, provides an indication of when the payload link output should be active.

2.1.4 Modulation Types

NASA 1 (See Figure 2-1)

PCM/BI-Ø-L, 8 kB/sec. (8.066 kB/sec.). Each 128-bit command word shall be divided into four 32-bit segments and proceeded by a 32-bit framesync sequence. When time-multiplexed with digital voice, 128 bits of delta modulated voice data shall be inserted between every 32 bits of command data; the combined information rate is 40 kB/sec. (40,330 kB/sec.). Transmission whall be initiated with a 1 sec. sequence of "ones" in order to establish bit sync. Transmission continues until "stop" instruction received: if no command data available a "null" command shall be transmitted during that interval.


NASA 2 (See Figure 2-2)

A 2 kHz subcarrier shall be 100 percent phase-modulated by the 1 kB/sec. PCM-PSK data and summed with an equal-amplitude 1 kHz sinewave tone. Each transmission shall be initiated with a 1 sec. sequence of "ones" in order to establish bit sync. Multiples of five zeros shall be inserted between command blocks when no data is available. The composite PCM-PSK and summed reference shall frequency modulate a 70 kHz oscillator with a deviation of ±5 kHz.

NASA 1 MESSAGE FORMAT

-160 BITS = 19840MSEC. WITHOUT U VOICE 32 BITS 1 32 8175 3.066 K BITS | SEC OF ONES FIRITE DATA SYNC. 124 MSEC/BIT - 128 BIT COMMAND NORD -800 BITS = 19840,45EC-WITH I SECOND WE 128 BITS A 128 BITS A 128 BITS A VOICE S VOICE 40.330K BITS/SEC. OF ONES 24.8 USEC./BIT ENCODED WAVEFURM IS GENERATED BY MULTIPLYING SQUAREWAVE SUBCARAIER

ENCODED WAVEFORM IS GENERATED BY MULTIPLYING SQUAREWAVE SUBCARAIER DURING EACH BIT TIME BY +1 (NO CHARGE) FOR A LUGIC ONE . OR BY -1 (180' INVERSION) FOR A LUGIC EEKD. I BIT TIME = PERIOD OF SCAREWAND.



TIME


ZHEUSEC - WITH VOICE

124, USEC - WITHOUT VOICE


BIT TIME INTERING = 1

2.e. SUBSPANIER FRED = 1

ORIGINAL PAGE IS OF POOR QUALITY



RAYTHEON COMPANY RAYTHEON



2.1.4 (Modulation Types, Continued) NASA 3 (Figure 2-3)

EQUIPMENT

FSK using up to 15 address tones and seven execute tones as

Address Frequency (Hz)	Execute Frequency (Hz)
1025	2000
1097	2270
1174	2650
1262	3000
1352	3305
1447	3621
1549	3850
1750	
1860	
4245	
4550	
5155	
5451	
579 0	
6177	

The duration of each tone shall be equal to 0.5 & seconds with & an integer in the range 1< &< 7; & shall be specified by bits 29-31 of CE Command Instruction Format. The interval between tones shall equal 0.5 seconds, and the interval between messages shall be at least 0.5 seconds.


NASA 4 (Figure 2-4)

Four-symbol pulse duration modulation: 75%, 50%, 25% and 0% (representing "sync", "one", "zero", and "blank", respectively). The sub-carrier shall be a fixed tone in the 7000 to 11,024 Hz range. The (100%) pulse train interval shall be defined as 72 sub-carrier cycles. Each address word and each execute word shall be preceded by a "sync" pulse which is in turn preceded by a "blank" pulse. An additional "blank" and "sync" pulse shall be inserted at the end of transmission.

NASA 5 (See Figure 2-5)

Two-tone (using two assigned frequencies in the 7 to 21 KHz band) FSK modulated by the PCM-NRZ data. This modulated signal shall be 50% amplittide modulated by a sinusoidal bit synchronization signal having a period equal to one bit interval. The positive-going zero-crossing of this sync signal shall be specified to occur either at the beginning of each bit interval, or delayed relative to this point by either 1/4 or 1/2 of the bit interval. Allowable bit rates (fixed for each recipient vehicle) in bits/sec: 2^{1} (i is an integer 3 < i < 10) and 100i (i an integer $1 \le i \le 12$).

NASA 3 MESSAGE FORMAT



DURATION OF BLANK (A. Q. NO SIGNAL) = 0.5 SEC. (CLASTANT)

DURATION OF TOME BURST . L. WHERE L = DIS, 1.0, 1.5, 2.0, 2.5, 3.0 OR 3.5 SEC. (IS EPECIFIED IN BITS 29-31 OF CE COMMIND INSTRUCTION)

PODRESS CONSISTS OF 1 BURST. OF EXECUTE CONSISTS OF UP TO 3 TONE BURSTS OF THE FOLIONING FREQUENCIES ONE OF 1035 HZ THE FALLOWS: 1097 2000 Hz 1174 2270 1262 1352 1447 1549 1750 3850 Hz ORIGINAL PAGE IS OF POOR QUALITY 1860 4350 4550 5155 5451 5790 Hz


F16. 2-3

REN:7540 Bes. 1 - 21F2

Per Es

NASA 4 MESSAGE FORMAT





COMPLETE MESSAGE IS AS FOLLOWS: B= BLANK 5=5YNC. (END) ADDRESS WORD (REPENTED) (REPEATED) WILL CONTAIN WILL CONTAIN EITHER 2 04 6 4 ZEROS ₹ EROS AND CHES

SUMMARY:


A. 4 POSSIBLE SYMBOLS TRANSMITTED

- 1. BLANK NO SIGNAL
- 2. SYNC 54 CYCLES OF SUB CAPPIER
 3. OHE 36 CYCLES OF SUB CAPPIER
- 4. ZERO 18 CYCLES OF SUB CARPIER
- B. FREQUENCY OF SOE CARRIER FIXED IN RANGE FROM 7000 HE TO 11024 HE

TIME DURATION OF PULSE AND BLANKS. CONTROLL ED BY MEN RESISTERS IN MODULA TOR

ORIGINAL PAGE IS OF POOR QUALITY

Pew 17 Feb 175 REW:75'D



REW.75 10 Rew 21

(NASA 5 [See Figure 2-5], Continued)

Each transmission shall be initialized by a sequence of 13 (or more) "zeros" followed by a "one" and is terminated by a sequence of (at least) 20 zeros.

NASA 6 (* igure 2-6)

Square wave PSK subcarrier with coherent modulation by PCM-NRZ data. The subcarrier frequency shall be 2^i Hz, with i=1 to 12. The data rate shall be 2^j Hz with j=0 to 11. The subcarrier to data ratio shall be from 2 to 2048.

DOD 1 - 13 (See Figure 2-7)

The three-tone FSK modulated by the PCM-NRZ data shall be either 1 kB/sec or 2 kB/sec. The three tones shall be 95 kHz ("one"), 76 kHz ("zero"), 65 kHz (S"). The "S" or space symbol is used only when neither a "one" or a "zero" available for transmission. The FSK signal shall be 50% AM modulated by a symmetric triangular wave having a period equal to two bit intervals. The positive-going zero-crossing of the triangular wave shall be delayed from the bit-transition point by 6/10th of a bit interval.

Each transmission shall be initialized by a 1-second interval of "S's" and "S's" are inserted between commands when no data is available.

2.1.5 Block Diagram Description

Figures 2-8 thru 2-12 show the block diagrams of the Analog portion of the modulator with the signal paths highlighted for the various modulation modes.

NASA 1 and 6 (Figure 2-8)

In NASA 1 and 6 the BL- \emptyset -L data drives an open collector gate that switches the +15 and -15V inputs to produce a 1 1 volt output.

NASA 2 (Figure 2-9)

In NASA 2 the two D/A convertors convert the digital output of the modulation synthesizer and subcarrier synthesizer into a 1 % and 2 KHz sine wave. These signals are summed in the V/F convertor input where they produce a frequency modulated 70 KHz pulse train. A filter at the output of the V/F convertor produces a sine wave that is buffered to produce a 2V peak-to-peak output.

NASA 6 (GENERALIZED NASA 1)

in NASA 1 (BI-Ф-L), BIT TIME = 20=1
in NASA 6:

2' \ \[\frac{Bit Time}{Period OF SUB CARRIER} \leq 2" (2048) \]

2' & FREQUENCY OF SUB CAREER (SQ, WAVE.) \$\leq 2' \quad (4096 Hz)\$

2° & FREQUENCY OF DATA BITS \$\leq 2'' \quad (2048 Hz)\$

SUB CARRIER JULIANIA

ONE ZERG ZERG

PERIOD UF S.C. 2 4


ENCODED DATA


2-78

SPACE FREQUENCY = GSKHZ ZERO FREQUENCY = 76 KHZ ONE FREQUENCY = 95 KHZ FREQUENCY OF SHE CARRIER MARIES WITH DESIRED LOGIC STATE (3) SUB CAPRIER 3 FREQUENCIES LOGIC STATES SPACE | ZERO SPACE 1 SPACE SPACE PLEITHE LOWE BEED CROSSOVER TRIANGULAR MODULATION 0.6 time FREGUENCY EITHER IKHE ME DKHZ BIT TIME FOR 50% AMPLITUDE MODELATION, AZ AMPLITUDE " O.S AT AMPLITUDE 310 AMPLITUDE OF SUB CARRIER TIMES IS VARIED BY THE TEAMGULAR MODULATION FREQUENCY. MODULATED DUTPIT SUPL OF SUBLARRIE AND TRIPHOLE MODULATION FRE QUENCIES DOD 1-13 GENERATION OF POOR QUALITY

F16. 2-7

REW: 75:10 Rew 12 Fab 7





NASA 3 and 4 (Figure 2-10)

The digital representation of the tone bursts are converted to an Analog signal by the subcarrier D/A. This signal is one input to the multiplier, the other is a constant as determined by the summing amplifier and the fact that in this mode no modulator D/A output is sent to the summing amplifier. The output of the modulator is converted to a voltage by the I/V converter and then buffered to 2V peak-to-peak for the cross-link output.

NASA 5 (Figure 2-11)

The subcarrier is converted to an analog signal by the D/A and is one input to the multiplier. The modulation digital signal is converted to an analog signal in the modulation D/A but is summed with a constant in the summing amplifier so that A M modulation function may be realized in the multiplier. That is, the output of the multiplier is

SIN $2\pi F_{SC}$ t (1 + 1/2 XIN $2\pi F_{m}$ t)

F_{sc} = subcarrier frequency

F_m = modulation frequency

The multiplier output is converted to a voltage by the I/V convertor and then buffered to 2V peak-to-peak for the cross-link output.

DOD 1-13 (Figure 2-12)


The DOD 1-13 generation is the same as that above in NASA 5 except that the modulation convertor receives a digital representation of a triangular waveform instead of a sinewave as in NASA 5.


Halt (Figure 13)


This mode prevents any noise from appearing on the crosslink when the encoder is not running. It also prevents the output amplifier offsets from driving the crosslink to the op-amp limits. For this mode the LM318 is connected as an amplifier with a gain of 1 with 0 V input. The signal HALT also controls the reference input for all the other FET switches so that none of these may be closed when HALT is active. This prevents the switching transients of the digital portion from showing on the output.


2.2 Design Approach

The generalities of the design of the modulator were determined during the Encoder Design Definition Study so that the task here is a detail design. Therefore, only design details are discussed here. A discussion of the design approach is given in Ref. 1, Section 3.4.









2.3 Detail Description

2.3.1 Output Amplfier

The purpose of this amplfier is to provide the 11V output into 75 ohms for the various modulation types. The basic configuration used in all modes is shown in Figure 14 which is a basic amplifier with a 75 ohm source impedance and gain less than 1. An LM318 was used for its current capability of up to 20 ma, its wide bandwidth and high slew rate for preserving the rise time and keeping the jitter low in the NASA 1 and 6 modes. It is also short circuit protected.

The switches are DGIS1 selected for the low on resistance and low feed-through at high frequencies when off. They are connected between the summing junction of the gain network and the input of the amplifier so as to eliminate the FET on resistance from influencing the gain of the amplifier. No current will flow through the FET so as its own resistance changes with age and temperature it does not affect the gain.


The NASA 1 and 6 ±1V waveform is produced by summing a -15V signal with a 0 volt input for a +1V output or summing the -15V with +15V to produce a -1V output. An open collector nand gate, 74L03, is used for switching the OV and +15V. This is also shown in Figure 2-14.

2.3.2 Multiplier

The multiplier is a conventional application of the Motorola MC1594. The scale factor resistors and load resistors in the I/V convertor have been chosen for a gain of 9 so the output voltage is 5 volts peak. Two 20K ohm pots are used for adjusting the voltage offset of the X and Y inputs. These are necessary for proper alignment of the modulation feedthrough. An LM318 is used as a current to voltage convertor at the output of the multiplier. A capacitor is used across the load resistor to insure stability and also decrease the response above 200 KHz. It has a breakpoint at 340 KHz and at 100 KHz, the highest frequency required at the output of the multiplier, the response is down -.36 dB.

2.3.3 Summing Amplfier

This is an LM318 in a conventional summing amplifier mode. It sums the modulation with a constant so as to produce the AM signal in the multiplier. It also supplies a D.C. input to the multiplier to feed the subcarrier straight thru the multiplier in the tone burst modes. The constant 8 volt input is generated by a zener for stability and is adjustable so that the modulation depth can be varied in NASA 5 and DOD modes.



OUTPUT AMPLIFIER SIMPLIFIED

F16, 2-14

RAYTHEON COMPANY RAYTHEON

2.3.4 V/F Convertor

This supplies the FM modulated 70KHz for the NASA 2 mode. The outputs of the subcarrier and modulation D/A convertor are summed at the current input of the voltage to frequency convertor and then summed with an offset voltage at the voltage input. This way the center frequency is determined by the offset voltage and the subcarrier and modulation signals produce the ±5KHz deviation. The output of the V/F convertor is a 70KHz train of 7 microsec. pulses. These drive a 70KHz tuned circuit and 100KHz lowpass filter so as to produce a sinusoidal signal. This low pass filter is a simple two pole active filter using an LM318, which also supplies gain. By way of the FET switch, this signal is buffered by the output amplifier for the crosslink output.

The center frequency and the deviation of the V/F are controlled by 3 pots. The 2 pots for the deviation may be replaced with fixed resistors after debug as they are actually a nominal dependent on the gain of previous stages. However, the center frequency adjustment will always remain a pot for convenience of changing the center frequency.

2.3.5 D/A Convertors and Filters

This circuitry provides the conversion of the digital representation of the subcarrier and modulation waveforms from the synthesizers to analog signals. Both D/A's are bipolar with a ±10V output and use a 2's complement code on the input. Each D/A has a filter on its output to eliminate aliasing. With a sampling rate 8 times the highest frequency to be generated the filtering task is not very difficult, so simple RC filters are used. An ECAP plot of their response is shown in Figure 2-15. Depending on the response of the circuitry following these filters, their breakpoints may have to be moved to a higher frequency at debug.

Due to the fact that some bits of the modulator word travel different paths in the synthesizer, some bit-to-bit skew could result that would generate noise on the D/A output. To eliminate this the data is strobed into a register of two 74L95's to whose outputs the D/A is connected.

Ω

5.2

FIRST ALIAS RESPONSE 55LB BELOW SIGNAL -26 dB

F16. 2-15

1 MHZ (SAMPLING RATE)

(1.0486 MHz)

SAMPLING FUNC. RESPONSE - 35 dB AT FIRST ALIMS, -15-10 = -558

2-90

-3.7

75.8)

79.3

10KHZ

uppn:: 1 (.12)

1.75

95 KH2

JUHINER SCALE HIGHEST OUTFUT FLEQUENCY
OF POTEST 0 (200) 1 (27")

23

รับค เป็นเพิ่มตัว กลุ่มหมายกร

RAYTHEON COMPANY

QUIPMENT



2.3.6 Activity Detector

The only BITE for the analog portion is contained in the activity detector. This monitors the crosslink output and signals the digital portion of the modulator if there is any output when the modulator should be halted or there is no output when it should be running. Figure 2-16 is a block diagram of the detector. The first stage provides a gain of 5 and drives a full wave detector. This charges an RC circuit with a fast charge, slow decay time-constants thus providing filtering and fast response at low frequencies. When the charge exceeds 4 volts the voltage comparator triggers. This comparator uses positive feedback to provide hysteresis so as to minimize the effect of ripple. The comparator output is compared to the gate signal from the digital portion of the modulator for errors. To prevent false errors on the start and stop of a modulator action due to the slow charge and discharge of the RC filter, two one shots shut off the comparator for these periods of time.

2.3.7 Oscillator

This provides the 2²²Hz for the synthesizer. It has been placed in this portion of the modulator since its .4 inch height is too large for the digital boards.


2.4 Schematics

Drawing No.	<u>Title</u>							
893204	Modulator Analog No. 1							
893205	Modulator Analog No. 2							

2.5 Test Results

The results of tests of the modulator signal characteristics are shown in Table 1. These specifications are from the sales order or from those discussed above in Section 2-1. The test procedure gives the information that is loaded into the digital portion of the modulator by the microcontroller through the local control panel. An LCP was available for this testing. A list of test equipment used follows:

- 1. Tektronix 545B with 1A4 vertical plug-in and X10 probe, P6028
- Hewlett-Packard 5248L Counter
- 3. Hewlett-Packard 334A Distortion Analyzer



CROSSLINK CUTPUT PERFORMANCE

TEST PARAMETER NO.	CODE.	EST PROCEGURE	C.BSERL MIN			A DOUSTWEE	REMARKS PARA, NO.)	
	PAICHMETER		REGISTER AGORESS DATA	POINT		WERS- URED		, , , , , , , , , , , , , , , , , , ,
1	BI-Ø-L CUTPUT VCLIAGE	NASA 1+6	Fo 74101 000000 0 Hz Fm 74107 017602 800048 COUNTER 174103 010010 MONONO16 CONTROL 16100 100000 RUN	CROSS- LINA	10 TEAL ± V (± 10%)	± 105V	RG +R7 CE04	⊘* 3.3,4
	RISETIME		OF		CLUSEC RISE - FALL TIME	.GS man. RISE .GS man.	C 5	O LARGER SLOWER RISETIME, BUT EFFECTS FREQUENCY RESPONSE 3.3.4
			POOR Q		8066 Hz ±.005%	806G-0 H 2	NONE	
	FIREWOENCY		PAGE IS		±,442 <505	NOVE	NONE	3, 3, 20, 1
	JITTER	•	\	, ,		•		9. 3. 4
2 ·	OSCILLATOR	ALL		CEOI OUTPUT DIH 39	2 ¹² H ₃ 4.1943 NH ±.001% ± 42 H ₃		NONE	DETERMINES ALL OUT PUT FREQUENCIES EXCEPT TORHY
	SUBCARRIER	5	FS 176101 1-6100 40KH2 FM 176102 603720 2 KH3	T. P. 1	10 Vp-p	10Vp.p	18.1	O
3	MODULATOR S/A SCALE FACTOR		COUNTER 176103 000401 M=N=1 CONTROL 176100 010040 RUN	T.P. 2	6 V p - P	GVAD	R2	_
4	SUBCARRIER MULTIPLIER LINEARITY	5	(SAME AS 3 ABOVE)	CROSS- LIAIK	(ON)	ov	RS	OGROUND PIN ES=10 ADJUST RY FOR OUTPUT
5	MODULATOR MULTIPLIER	5	(SAME HS 3 ABOVE)	"	(ON)	o v	R7	OGROUNC PIN ES-9 HOJUST R7 FOR MC CUTPUT
Ŀ	C/O MOD	5	(SAME AS 3 MBOVE)	"	50% EMBE = 3EAIN	50%	R ₃	MOE: EMAR- ERIN Emar + Emar 3.2.20

K min in Entre Entre 1991 No. 1991 No. 1992

CROSSLINK OUTPUT PERFOMANCE

TEST PARAMETER	RAMETER	CODE	TES	+ FRECE	CORE	TEST FRUCECURE		SPEC	VALUE MEAS-	A CT USTING	REMARKS	(50 \$1364
NE			REGISTER	ROORES	s DA	TA	POINT		ULED			PARA. NO)
CF	OKH] ENTER REQ.	NA SA Z	FS FM COUNTER CONTROL	174101 0 174102 0 174100 0	000000	0H3 0H3 H=H=5	CROSS- LINK	70KH2 ±1% ±700H3	70-01 KH ₃	R6	؆	3,2,po, 2
c 1	ci ul a 770 y Eviation	N4SA Z	FS FM COUPTER CONTROL	176101 6 176102 00 176103 00 176100 00	02405	1112	u	±2.57(H) ±1%	± J. 725		SET COUNTER TO .13EC AND ADJUST FOR PEAK FR 72.5 KHJ AND 67.5 KHJ	
	UBC AILBIEA EVIATION	на 5 4 2	FS FM COUNTER CONTROL	176101 6 176102 6 176103 0	0240	1 47	Ч	±5 0 km	±3,5° KH3,	R5	D SAME AS TEST &	3. 2 . 20.
10	ASA 2 UTPUT	rasa Z	FS FM COUNTER	176101 0 176102 0 116103 0 176100 €	01750	J.k.Hz I KNZ	4	20 P-A \$ 10% \$.20%	2.0k p-p	CE04 RZ	Ø	3. 7.4
11 FR	UBCARRIER REGUENCY ESPONSE 1842	ALL	FS FM COUNITER CONTROL	176101 0 176102 0 176103 01 176100 02	61 001	1 KHZ 0 HZ H=2,N=1 UASA 3	<i>l ''</i>	±10 % ±,20 pup < 5% q151	2.01 Vp-p .7%	NONE	O C	_
12.	" 65 t H 2	H .	FS FM COUNTER	176101 7 176102 0 176103 0 176100 0	27777 2000 00 21 001 1	65 KH3 0 H9 H=3,N=1 H854 3	1,	2 V 1- P = 10 % = 12 V p- P < 5 % Offi	3.07 Vap 3.1%	NONE	00	••
13		µasa 3+4	FM COUNTER	176/01 00 176/02 00 176/03 00 176/00 00	01001	3 KHZ OHZ M=2,44	"	2 VP-P = 10% = 12 VP-P	2.08V F-P	CE04 R4	0	_
14		441A 5 000	FS FM COUNTER		16100 2000 20030 4	HOUNG FRING	.	209-A ±10% ±12Vp-A	2,0V P-p	CE04 R42	Ø	_

2.5.1 Activity Detector

The activity detector detects open or shorts and other failures of the crosslink output on all codes except NASA 5. In this code the detector faults during normal operation when the modulation frequency is below 32 Hz. If the detection threshold is lowered or the filter decay time constant is increased this will not happen. Both of these changes would allow the signal to stay above the lower error threshold during the valleys of the amplitude modulation. However, if either change is made normal operation of NASA 4 will cause faults. This will happen since then the time for the signal at the filter to decay below the threshold is longer than the 4.8 MS between the sync bursts in NASA 4. Since this is only a problem on 3 of the NASA 5 frequencies the change was not made and the NASA 4 operation remains normal. During NASA 5 operation the activity detector is not enabled by the software. That is, bit 3 of the modulator control word is zero.

3.0 VOICE AND ENCRYPTER INTERFACE MODULE

3.1 Introduction

This document describes the design and implementation of the Digital Voice Interface and Encrypter Interface module required in the Command Encoder.

3.1.1 Digital Voice Interface

The Digital Voice Interface is required to assemble the serial delta modulated voice information into 16-bit words for further processing by the microprocessor (uP).

3.1.2 Encrypter Interface

The function of the Encrypter Interface is to provide double bit input/output buffering between the uP and COMSEC-furnished Encrypter.

3.2 Digital Voice Interface

3.2.1 General Description

The function of the digital voice channel is to assemble the serial delta modulated voice information into 16-bit words for further processing by the Microprocessor (µP). As shown in Figure 3-1, the channel is comprised of a 16-bit serial-to-parallel converter, a 16-bit output register and control logic. Channel operation is initiated by setting a control bit in the modulator which in turn enables the 32 kHz clock. Subsequently, every 500 us. thereafter an interrupt is generated to indicate that the output register is full and ready for use by the µP. The interface continues running as long as the modulator control bit is set.




FIG. 3-1
DIGITAL VOICE INTERFACE

3.2.2 Digital Voice Interface Detailed Description

The digital voice interface logic shown in Figure 3-2 consists of a serial to parallel (S/P) converter, an output register, control and up interface logic.


Input Sequence

On the leading edge of each clock pulse (32 kHz) issued from the modulator, the logical value of the digital voice input is strobed into the first of two 8-bit shift registers and the 4-bit counter is incremented. At the sixteenth input clock, the carry-out signal from the 4-bit counter sets the Voice Interrupt and the load clock flop. The load output buffer register signal is enabled by the voice interrupt flop output.

On the leading edge of the next clock pulse, the Load CLK flop is reset, clocking the shift register data into the output registers.

Output Sequence

In response to the voice interrupt, the μP will initiate a read instruction from memory address 176046. The address decode and control logic in conjunction with the uC CBRQS-signal, enables the data bus drivers and generates a CBACK-signal to indicate valid bus data.



ORIGINAL PAGE IS OF POOR QUALITY

FIG. 3-2 DIGITAL VOICE INTERFACE DETAILED BLOCK DIAG.

Built-In Test Equipment (BITE)

A test mode is available to aid in debug and fault isolation of the voice interface logic. When the uP issues a CBRQS-signal to address 176045, the V test flop is set. The V test- signal from this flop enables the last stage of the 16-bit shift register to be clocked into the first stage, and disables the normal voice data input. If the shift registers are first cleared, then allowed to shift in the test mode, the output can be checked for bit pick-up. Similarly, the test mode could be entered without a previous clear signal, allowing a fixed pattern to be recycled through the registers and read-out.

Clear Function

The voice interface logic can be cleared either by a programmed clear to memory address 176047, or by the master clear control line signal (MSTCL-).

Bus Interface and Control

The data bus interface is tri-state, operating at standard 54/74 series TTL voltage levels. Bus drivers are held in the high impedance state until a μP fetch operation from location 176046 is issued and decoded. Drivers are National tri-state inverting buffers, DM8098.

Bus activity is controlled by a Request (CBRQS-) signal from the uP and an Acknowledgement (CBHACK-) signal returned from the module. The Request line initiates a bus cycle, while the Acknowledgement line signifies the completion of the response: For a load operation, the transition of the Request line from high to low indicates a valid address and data. The transition of the Acknowledgement from high to low indicates that the data has been accepted.

For a read operation, the transition of the Request line again indicates a valid address. The transition of the Acknowledgement signal from high to low signifies that valid data is available to the μP .

Voice Data and Clock Interface

The digital voice interface with the delta voice modulator shall consist of a serial input data port and a gated output clock for synchronization. When the modulator is set up for digital voice multiplexing, the 32 kHz square wave clock is enabled and sent out to the digital voice modulator. The leading edge is to be used by the modulator to update its output data and the trailing edge is used as a strobe within the digital voice buffer (See Figure 3-3).

Digital Voice Data

The Command Encoder shall accept digital voice data over a twisted pair cable with the following characteristics:

(Digital Voice Data, Continued)

AMPLITUDE

- Logic "0": 0.0 volts + 0.5 volts

Logic "1": 5.0 volts \pm 1.0 volts

RISE TIME

- less than 1 usec.

32 KHz Clock

H

1. E. e. e. e.

The Command Encoder shall output a gated clock with the following characteristics:




FIG. 3-3
DIGITAL VOICE TIMING DIAGRAM

Frequency

- 32.264 KHz + 0.005%

AMPLITUDE

- Logic "0": 0.0 volts + 0.5 volts

- Logic "1": 5.0 volts + 1.0 volts

DUTY CYCLE (When Enabled)

- 50 percent + 10 percent jitter

RISE TIME

- Less than 150 nanosec.

(Digital Voice Data, Continued)

Twisted pair interface lines are utilized for the interface, with differential line driver and receiver combinations.

3.3 Encrypter Interface

The Encrypter interface logic basically provides single bit input/output buffering between the μP and COMSEC-furnished Encrypter. The hardware consists of a double-buffered two bit input register, a two bit output register and minimal control logic (See Figure 3-4).

Bit timing and synchronization are derived from the modulator interrupt. The leading edge of the first modulator interrupt samples the input register and if valid, its contents are sent to the encrypter. The next modulator interrupt likewise looks at the input register, etc., but it also issues a clock pulse to the encrypter and strobes the encoded bit into the output register. No interrupt is generated by the encrypter interface since it would be redundant. When employed the encrypter operation overlaps that of the modulator.




Figure 3-4
Encrypter Interface

3.3.1 Encrypter Interface Detailed Description

The detailed block diagram for the Encrypter Interface logic is shown in Figure 3-5. Operation is initiated by issuing a store instruction to memory location 176040 which sets the valid flop and strobes bits 16 and 15 of the uP local data bus into the tag buffer and data buffer, respectively. When the next modulator interrupt becomes active, a control signal is generated which transfers the contents of the two input registers and valid flop into the buffer register and resets the valid flop. The tag bit effectively declares whether or not the data is valid. If valid, the appropriate "1" or "0" line to the encrypter is activated, and if not valid, the "S" line is activated. The data bits are then sent to the encrypter via differential drivers and upon the next modulator interrupt a clock pulse (gated by the clock enable) is sent to the encrypter. The same clock signal is used to strobe the contents of the encrypter outut into the output registers. Concurrently, the buffer registers are also updated. Between Modulator interrupts, the clock is inhibited by the logic zero value of the clock enable signal.

Reading the contents of the output register consists of issuing a load instruction from memory location 176041. The address interface logic enables the contents of the output buffer register onto the μP local data bus and generates and ACKN- signal.

Figure 3-6 is a timing diagram for the Encrypter Interface logic.

External Signal Interface

The external signal interface consists of seven twisted pair wires (3 data in, 3 data out, and one clock, all enclosed in an overall shield. Differential line drivers and receivers are utilized.

3.4 Voice Interface and Encrypter Interface Addressing

Address decode logic is common to both interface units. The decode logic is activated when the upper 13 address bits are 17604X and performs a further decode on the lower 3 bits to enable the appropriate control signals. A CBACK-signal is generated in response to a correctly addressed Load or Store signal. Table 3-1 lists the functions generated by each address decode. Locations 176045 & 176046 are unique to the Voice Interface, while 176040 & 176041 address only the Encrypter interface. The program clear (location 176047) is common to both functions.




FIG 3-5

ENCRYPTOR INTERFACE DETAILED BLOCK DIAG.




FIG. 3-6 ENCRYPTOR INTERFACE TIMING.

		De	ta Bits	
Address	Function	CBD15,	CBD14	4
176040	Load Encrypter Interface Input Registers.	Tag bit	Data Bit	
176041	Read Encrypter Output Registers			
176042	Not Used			
176043	11 11			
176044	11 11			
176045	Voice Interface Test Mode			
176046	Read Voice Interface Output Register	First Input Bit		
176047	Program Clear		ļ	

Table 3-1

3.5Detailed Logic Schematic

The detailed logic design for the Voice and Encrypter Interface logic is shown on the two logic drawings listed below:

DWG. No.	Sheet #	Logic
893202	1 2	Voice Interface Encrypter Interface

4.0 COMMAND ENCODER BCH ENCODER MODULE

The BCH Encoder is required for expansion of a 48-bit data word into a 128-bit word comprised of a) three zeros or dummy bits, b) the original 48 bits, and c) 77 special parity check bits.

4.1 General Description

A functional block diagram of the BCH Encoder is shown in figure 4-1. The hardware consists of a 50 bit shift register, BCH encoding logic and appropriate timing control. Its operation basically entails:

a. outputting the 48 data bits from the Microcontroller to the shift register via three 16-bit word transfers

4.1 (General Description, Continued)

- b. inputting the first 16-bit word from the shift register to the micro-processor with the 3 MSB's set to "0".
- c. issuing a "go" command to the control logic
- d. waiting for an interrupt to indicate when the next 16 output bits have been accumulated in the shift register
- e. inputting the 16 bits of the shift register into the Microprocessor (Note: interrupt response time is not critical since the hardware automatically shuts itself down after each 16 bits).
- f. repeating steps b) d) six more times




Figure 4-1 BCH Encoder Functional Block Diagram

4.2 Functional Description

The detailed block diagram of figure 4-2 identifies the component areas which are discussed in the following sections.

4.2.1 Encoder Load Sequence

Three microprocessor (µP) store instructions (to memory locations 176024, 176025 and 176026) are issued to load bit 0 to 48 of the dual function input shift register with the non-encoded command word. Bits 49, 50 and 51 are cleared to zero by the shift register load clock.

The three dedicated register load signals are generated by decoding the uplocal address during each store operation.

4.2.2 Encoding

The encoding operation is initiated following the third load command which sets the start/stop flop, enabling the 2^{20} Hz modulator clock into the BCH encoder.

FIG. 4-2 BCH ENCODER DETAILED BLOCK DIAG.



(Encoding, Continued) 4.2.2

During each clock period, the BCH encoding logic calculates even parity on bits 4,9,12,15,16,23,24,25,26,27,30,35,36,38,39,43,44,46,47,48 and 50 of the shift register. Simultaneously a 4-bit counter is incremented to keep track of the number of encoder shift pulses.

4.2.3 Encoder Output Sequence

The sixteenth clock pulse causes the 4-bit counter to overflow (carry-out) and set the BCH interrupt flop, which in turn resets the start/stop flop. The BCH interrupt flop is reset by the automatically genrated BCH Interrupt Acknowledge signal from the Priority Interrupt Network. The content of the shift register, bits 36 through 51 is read onto the μP data bus by issuing a load instruction from memory location 176023.

The BCH Encoder is restarted by the trailing edge of the load Acknowledge signal and four more encoding cycles must be executed to accumulate the resultant 80 bits (16×5) .

4.2.4 Encoder Addressing

The address interface logic is activated when the upper 13 address bits are 17602X and performs a further decode on the lower 3 bits to enable the appropriate control signals. A CBACK- signal is generated in response to a correctly addressed Load or Store signal. Table 4-1 lists the functions generated by each address decode.

Address	FUNCTION	DATA BITS CBD15 CBD
176020	Not Used	
176021	Encoder Test Mode	
176022	Read Last (5th)Encoder Word	MSB LSB
176023	Read Encoder Words 1-4	MSB LSB
176024	Load Word 1 (bits 1-16 of command message)	MSB LSB
176025	Load Word 2 (Bits 17-32 at command message	MSB LSB
176026	Load Word 3 (Bits 32-48 of command message	MSB LSB
176027	Encoder Programmable Clear	

Table 4-1 BCH Encoder Address Decode Functions

4.2.5 Bus Interface & Control

The data bus interface is tri-state, operating at standard 54/74 series TTL voltage levels. Bus drivers are held in the high impedance state until a μP fetch operation from locations 176022 or 176023 is issued and decoded. Drivers are National tri-state inverting buffers, DM8098.

Bus activity is controlled by a Request (CBRQS-) signal from the uP and an Acknowledgement (BCHACK-) signal returned from the BCH Encoder. The Request line initiates a bus cycle, while the Acknowledgement line signifies the completion of the Encoder response: For a load operation, the transition of the Request line from high to low indicates a valid address and data. The transition of the BCH Encoder Acknowledgement from high to low indicates that the data has been accepted.

For a read operation, the transition of the Request line again indicates a valid address. The transition of the Acknowledgement signal from high to low signifies that valid data is available to the μP .

4.3 Encoder Timing

Figure 4-3 illustrates the BCH Encoder signal timing which is referenced to the modulator clock, and the uP CBRQS signal.

4.4 Encoder Sequence Flow-Chart

A flow chart of the Encoder sequence of operation is shown in Figure 4-4.

4.5 Built-In Test Equipment (BITE)

An encoder test mode is available for aid in debug and fault isolation. When selected, the test mode allows the 50-bit shift register to operate in a closed loop mode, with bit 31 fed into bit 1. Data can then be loaded into the shift register, cycled through the normal 16-bit shift sequences, and then read out. The parity logic output is removed from the register input in the test mode. The Encoder remains in the test mode until a clear signal is issued.

4.6 BCH Encoder Clear Signal Generation


The Encoder can be cleared by either of two signals: a program generated clear (address 176027) or by a uP bus signal master clear (MSTCL-).

4.7 Detailed Logic Schematics


The detailed logic design for the BCH Encoder is shown in the two logic diagrams listed below:

DWG. No. 8932 01	SHEET #	Logic shift register, parity logic, bus drivers
	2	and input buffers Control Logic, address decode logic





BCH ENCODER TIMING. Fig. 4-3



2-110

5.0 MICROPROCESSOR

The Microprocessor (µP) is an existing Raytheon (RP-16) device designed specifically for data processing and control application of the type under consideration here. It consists of an arithmetic unit, a control unit, and bus interfaces. These are described briefly in the following paragraphs.

5.1 Arithmetic Unit

The Arithmetic Unit (AU), shown in Figure 5-1, is divided into six parts: Data Multiplexers, Register File, Arithmetic Logic Unit (ALU), Status Generator, Data Drivers and Address Drivers. Multiple use is made of as much hardware as possible. A single register file contains all program-accessible data, a Working Register (WR) and an Address Register (AR). The WR is used both as a data bus input register and as a holding register for intermediate results in certain algorithms. The AR serves as a shift counter and an iteration counter as well as a calculated address register. The Arithmetic Logic Unit performs all data and address manipulation and a single multiplexer array, which precedes the file input, performs all data source selection and end condition specification.

5.2 Control Unit

The Control Unit is microprogrammed. Each micro-instruction is made up of one or more primitive micro-operations which are executed in parallel during the clock-pulse-to-clock-pulse time frame of the micro-instruction. During the clock interval, the logic process is entirely combinational. When the clock period ends, all storage elements are updated and another sequential step in the process is completed.

The µP control unit (Figure 5-2) divides into several parts: the sequence and control function previously described, and a number of subordinate functions, none of which require more than a half dozen or so ICs to implement.

5.3 Bus Interfaces

The μP bus contains 16 lines of data, 16 lines of address and 4 lines of control. A Request control line activated either by the μP or by an external source initiates a data transfer cycle to or from a memory or I/O device that recognizes its address on the address bus. The proper address must be on the bus for the duration of a valid Request signal. Also, if data is being stored to memory or I/O, this information must be placed on the data bus for the duration of Request. Fetch or Store mode is specified by a Write control line sent from the μP or external source. This signal must also be established for the duration of a valid Request signal.

A memory responds to the Request Line with an Acknowledge signal when a memory cycle is completed. For a store, Acknowledge occurs when data has been written into the addressed memory location from the data bus. For a fetch, Acknowledge occurs when the contents of the addressed memory location have been placed on the data bus. This data remains on the bus until Request terminates.






Figure 5 -1 Arithmetic Unit Block Diagram




Figure 5-2 Control Unit Block Diagram

2-113

5.3 (Bus Interfaces, Continued)

An acknowledge signal for a fetch cycle received either by the µP or by an external source causes data on the data bus to be loaded into an internal register. For a fetch or store cycle, an active Acknowledge signal causes termination of the source Request line. Termination of Request in turn causes memory to remove Acknowledge, completing a totally asynchronous transfer cycle.

Asynchronous data transfers are performed with I/O devices in the same manner, with one exception. An optional fourth control line, called the Skip signal, is used to notify the source of the status of the data transfer, and must be valid for the duration of the peripheral Acknowledge. An activated Skip line will cause the Microcontroller to skip over its next program instruction. The Skip line can be activated by a peripheral for either the transfer or no transfer condition, depending upon designer's choice.

5.4 Priority Interrupt Network

Sixteen interrupt levels are provided in the μP through the use of a Priority Interrupt Network (PIN) module. As can be seen in Figure 5-3, this module contains the following:

- a) A 16-bit latch, up-dated at the end of each instruction fetch
- b) A 16-line priority encoder which produces a 4-bit code corresponding to the highest level present in the latch.
- c) A 4-bit "Allowed level" latch, which in conjunction with a 4-bit comparator determines if the highest interrupt present equals or exceeds the allowed level determined by software. The 4-bit latch is accessible in the same way as any other I/O device, and can be written into or read from at any time.
- d) A 4-bit-to-16-line decoder which issues an acknowledge level corresponding to the level of interrupt being serviced.
- e) Miscellaneous control logic, address drivers, etc.

Operation of the PIN is as follows:

- a) Interrupt priority is established
- b) Encoded level is compared with current allowed level
- c) If allowed, an Interrupt Request is issued to the µP
- d) Upon acknowledge from the μP, ACK(n) is issued to interrupting device
- e) Concurrently with (d), the µP is prevented from putting address Ø or 1 on the bus. Instead, the PIN places address bits 3 through 15 on the bus, while the interrupting device provides address bits 0, 1, and 2 as shown in the following diagram:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Provi optio	-	PIN.	Code i	s stra	p-			Cod	vide e co: erru	rres	ponds		ť		_

f) The trap location to be loaded into P is obtained from memory at the address defined by the above scheme.

Figure 5 -3 Priority Interrupt Network Block Diagram

RAYTHEON COMPANY RAYTHEON



(Priority Interrupt Network, Continued)

In this fashion, each of the two built-in levels of interrupt is expanded to 16 levels, with a corresponding 128-word trap table held in memory. As system software dictates, the trap table can be modified dynamically, as can the allowed level of interrupt (individual level masks are located on the devices themselves).

5.5 CE Random Access Memory (RAM)

Two modules are required to implement the 5120 word X 16 bit CE memory. One is a 1024 word X 16 bit bipolar two-port memory with interrupt capability, and the second is a 4096 word X 16 bit MOS two-port memory. Each module has self-contained logic to interface with two independent (external master and local microprocessor) ports. Data is provided on two 16 bit bilateral data busses and the address information is provided on a 16 bit unilateral bus. Each port interface uses two interface "handshaking" lines (Request and Acknowledge) and one mode line (Read/Write). Also provided on the bipolar memory, are two interrupt flops which are set when the external port writes into a specified address and reset when the µP port reads that location. A port selects the RAM by correctly addressing the port discriminator (with the upper six address bits) prior to generating its request signal. If this port wins, the port discriminator effectively connects the memory to the appropriate port (by steering the data, address and mode multiplexers), and it receives a positive response from the RAM timing logic on its acknowledge line. Once a port is selected, the RAM is busy until the requesting port removes its request line, which in turn allows the RAM to service other requests. Port selection is on a first come, first serve basis with internal hysteresis resolving simultaneous requests. Note that the losing interface will receive service within one memory cycle - 1000 ns. Conflicts cannot occur more than once per 30us (data bus rate) and hence are insignificant.

5.5.1 CE Memory Map

Figure 5-4 is a memory map of the CE octal address spectrum. Addresses 0 to 1777 are located in the 1024 word, RAM, addresses 10000 to 17777 are located in the 4096 word RAM, while addresses 176000 to 17776 are reserved for hardware registers by the local data bus. Each register is accessed as a unique address in the overall address spectrum.

5.5.2 CE Interrupt Trap Addresses


The CE interrupt trap addresses are listed below in order of ascending priority.

INTERRUPTS:

TTY	017610	Level	1
Tape Reader	017620	. 11	2
C. Ch. Mess.	017630	11	3
PMS Ch. Mess.	017640		4
BCH Encoder	017670	**	7
Interval Timer	017700	11	8
Voice Int.	. 017720	11	10
Mod. Data S. Req.	017740	11	12
Mod. Act. Det.	017741	11	12
Huno Bus Det.	017770	10	15

CE MEMORY MAP

Figure 5-4



PERIPHERAL ADDRESSES:

ALCM *	176000
BCH Encoder	176020
Encrypter Inter.	176040-41
Voice Interface	176045-47
Pin Mask	177376
Boot Strap *	177400
Modulator	176100

* NOT USED

C. CE TEST SET HARDWARE

The following sections define the operation of the CE Test Set functional units.

1.0 CE TEST SET MICROPROCESSOR

The CE Test Set incorporates an RP-16 microprocessor identical to that described in section B, 5.0 for the CE. Associated peripheral and memory modules required for the CE Test Set are described in the following sections.

1.1 Peripheral Modules

Three additional peripheral modules are required in the CE Test Set; an asynchronous line control module (ALCM), a perforated tape reader/punch interface module, and a local control panel (LCP) interface module. The following sections briefly describe the functional operation of each module and the LCP. Detailed operational characteristics are contained in the functional specification for each module.

1.1 1 ALCM Module

Purpose

The ALCM is a single 6" x 8" two-sided PCB designed to fulfill virtually all serial asynchronous communctions applications for systems employing the Raytheon RP-16 microprocessor. It interfaces directly to the microprocessor I/O bus, and has on-card circuitry for sending and receiving 20 ma loop signals to/from a TTY. In addition, the capability to interface to a Modem (e.g., 103 A2, 202 C6, etc.) is present including the EIA RS-232C/MIL-STD-188C drivers and receivers.

I/O Interface Specifications

Communctions Mode:

Full or Half-Duplex, or Simplex

Format:

Serial, asynchronous

Bit Rates:

110, 150, 300, 600, 1200, 2400, 4800, 9600 Baud on-card (external clock [XMIT and RCV] pins are

available)

Character Length:

5, 6, 7, or 8 bits

Parity:

Even, odd, or none

Stop Bits: Levels: 1 or 2 (1-1/2 available on 5-bit char length)

20 ma loop, TTL, for XMT and RCV Data, all signals

EIA RS-232C or MIL-STD-188C

1.1.2 Perforated Tape Reader/Punch Interface Module

Reader Interface

The Perforated Tape Reader portion of the Interface possesses the following functional characteristics:

a) Able to handle data fields up to 8-bits wide

(Reader Interface, Continued)

Bidirectional control of tape movement

c) Able to operate in either the interrupt mode or under sole

control of the "skip" line.

Able to report up to two status bits of which one will cause a program interrupt to the RP-16 providing interrupts are unmasked and enabled.

Single character buffering of the data

Punch Interface

The perforated Tape Punch portion of the Interface possesses the following functional characteristics:

a) Able to perforate tape with data fields up to 8 bits wide

b) Able to operate in either the interrupt mode or under the sole control of the "skip" line.

Able to report up to four bits of punch status of which three will cause a RP-16 program interrupt if interrupts are unmasked and enabled.

d) Single character buffering of the data.

1.1.3 Local Control Panel


The Local Control Panel (LCP) is a front mounted, 19-inch rack panel which contains the necessary switches, displays, and logic to manually control a µP. One LCP is provided with the CE system and will normally be mounted in the test set and connected to the test set μP . It could, however, be removed from the test set and connected to the CE µP for troubleshooting, if desired. Interface from the LCP to the µP is through four ribbon cables to an adapter card which plugs into the card cage adjacent to the CPU modules.

Panel Layout

Figure 1-1 shows a sketch of the front panel layout for the LCP. A bank of 16 lights (LED's) is provided to display selected data, while a bank of 16 toggle switches allows the operator to enter new data. Two rotary switches provide for Register Select and Mode Select. There is an Execute pushbutton, as well as a Power On light and a Run light.


Block Diagram

Figure 1-2 shows a block diagram of the LCP logic and its interface to the uP. The logic is contained on a PC board, which is mounted directly behind the LCP front panel. Lights and switches are directly mounted on the same PC board, minimizing assembly and inter-wiring time.



FIGURE

LCP LAVOUT SKETCH (NOT TO SCALE)



ORIGINAL PAGE IS OF POOR QUALITY

> FIGURE 1-2 LCP BLOCK DIAG-RAM

RAYTHEON COMPANY RAYTHEON ___

Operation

The following table enumerates the actions taken by the LCP, dependent on operator switch settings. In all cases, any of the data switches in the up position signifies a "logic 1", while the DOWN position indicates a "logic \emptyset ", for the corresponding bit position. The data lights and switches are arranged with MSB to the left.

LCP OFERATIONS TABLE

MODE SELECT ROTARY SWITCH	REGISTER SELECT ROTARY SWINCH	EXECUTE ACTION
STORE 1	n/a	Store contents of data switches in memory location specified by Control Penel Address Register (CPAR). Increment CPAR at end of cycle. Contents of new address are fetched and displayed.
FETCH 1	n/a	Read contents of memory location specified by CPAR. Deposit in Centrol Panel Data Register (CPDR). Post-Increment CPAR. Data switches have no effect.
STORE	n/a	Same as STORE i, except CPAR is not post-incremented. New contents of memory are fetched and displayed.
FETCH	n/a	Same as FETCH i, except CPAR is not post-incremented.
Abbres, spins	H/A	Store contents of Data S itches in CPAR. CFAR is displayed in Data Lights.
REGISTER SELECT	S P	Store contents of switches in S. S displayed. Store contents of switches
	В	in F. Pdisplayer. Store contents of switches of in E. Bdisplayed and management
OF POOR QUALITY	X	Store contents of switches in X. X displayed.
	A D	Store contents of switches in A. A. displayed. Store contents of switches in B. E. displayed.

RAYTHEON COMPANY RAYTHEON





MODE SELECT ROTARY SWITCH	register celect Rotary Switch	EXECUTE ACTION
REGISTER SELECT (continued)	WR AR	Store contents of switches in WR. WR displayed. Store contents of switches in AR. AR displayed.
HALT	n/a	A 2-vord instruction is sent to the Control Register of the CPU. The CPU is halted. Current contents of selected register are displayed.
RUN	n/a	A 2-word instruction is sent to the Control Register of the CPU. The CPU assumes the RUN state. CPU data bus is monitored in the Display Lights.
INR STEP	n/a	A 2-word instruction is sent to the Control Register of the CPU. The CPU assumes the RIM state for one(1) program instruction, then halts. Current contents of selected register are displayed.
MASTER CLEAR	n/a	MSTCL signal sent to CPU. Current contents of selected register are displayed.

1.2 CE Test Set Random Access Memory (RAM)

Two memory modules provide the 6144 words of 16 bit RAM for the Test Set Microprocessor. One module is a single port 2048 word by 16 bit MOS memory and the other is a dual port 4096 word by 16 bit MOS memory, using one port only. The memory I/O ports are connected to the test set local data bus which interfaces with the CE RAM external master port.

1.3 Test Set Memory Map

Figure 1-3 is a memory map of the combined CE and test set octal address spectrum. Test set memory addresses are contiguous from location 20000 through 33777.



MEMORY MAP






FIGURE 1-3

1.3 Test Set Memory Map (Continued)

Test Set Interrupt Trap Addresses

The test set interrupt trap addresses are listed below in order of ascending priority.

INTERRUPTS

	TTY	033610	Level	1
	Tape Reader	033620	11	2
	BCH Encoder	033670	11	7
	Demodulator	033740	94	12
*	CE Error Int.	033750	11	13
	Hung Bus Det.	033770	**	15

Not Connected



Peripheral Addresses

Addresses 176000 to 17776 are reserved for hardware registers on the local data bus. Each register is accessed as a unique address in the overall address spectrum.

PERIPHERAL ADDRESSES

ALCM	176000
BCH Encoder	176020
Tape Reader	176120
Demodulator	176140
Encryptor Simulator	176160
Voice Simulator	176164
Pin Mask	177376
Boot Strap	177400

2.0 CE TEST SET BCH ENCODER

The test set BCH encoder module is a duplicate of the encoder module used in the CE. Refer to section B, 4.0 for functional details.

3.0 COMMAND ENCODER TEST SET DEMODULATOR

The Demodulator portion of the Test Set serves to decode the data contained in each of the seven (7) types of crosslink signals for transmission to the microprocessor to be evaluated. Depending on the transmission mode, data is either accumulated into words or sent bit-by-bit onto a common 16 bit data bus. An overview of the Test Set Demodulator showing its interfaces is shown in Figure 3-1.

3.1 Functional Description


The Demodulator Block Diagram in Figure 3-2 shows the functional blocks comprising the overall demodulator. The Analog Mux buffers all transmissions received on the crosslink line and sorts the conditioned signal to one of six bit/word clock and data detectors. The demodulated data from the detector in use is then loaded into a buffer for retreival by the microprocessor.

The microprocessor is a natural for performing the comparison between intended data and that detected from the crosslink. However, it became necessary to compromise the bit-by-bit error detection because of high data rates in some modes. As a result, the word clock may load data in 1,5 or 16 bit words onto the bus depending on the mode of operation.

Although each transmission mode is unique, there are similarities that allow sharing of common hardware since only one mode is active at a time. Those functions that utilize common hardware are as follows.

@

TO MICROPROCESSOR




TEST SET DEMODULATOR I/O

RAYTHEON A SK-REWSMAY 75-1.

ENGINEERING SKETCH ONLY

2-126



3.1 (Functional Description, Continued)

1. Input crosslink buffer used for all transmission modes

2. Input signal rectification and conditioning for NASA1, NASA2 and NASA6.

3. Zero crossing detection common to NASA3, NASA4, NASA5 and DOD1-13.

4. Register #3 (16 bits) provides first half of frame sync for NASAI and ratio of subcarrier frequency to data rate for NASA6.

5. Register #4 (16 bits) provides remainder of NASA1 frame sync or NASA5 preset factor representing subcarrier frequencies and bit rate.

6. A common envelope detector is shared by NASA3 and NASA4.

7. A data clock and preset generator function is common to NASA3, NASA4, NASA5 and DOD1-13.

8. A single set of tri-state drivers handles the demodulator data for all transmission modes.


3.2 <u>Design Description</u>


3.2.1 NASA1 (Fig. 3-3)

NASA1 data detection requires synthesizing a phase locked clock to strobe the B1-Ø-L transmitted signal. Advance knowledge of the sub-carrier frequency and an initialization of one second of ones allows time for a phase locked loop (PLL) to generate the proper frequency, lock onto the incoming data and correct for inverse phasing. Upon proper bit detection, a bit-by-bit search for a frame sync is conducted by comparing programmed 32 bit pattern against the sequence of transmitted data. After detection of frame sync., data bits are accumulated and loaded into registers as 16 bit words for transmission to the microprocessor for evaluation. The NASA1 Demod Flow Chart in Figure 3.4 and Timing Diagram in Figure 3-5 clarify the NASA1 data recovery.

3.2.2 NASA2


The 70KHz FM sub-carrier with 5KHz deviation is transformed by a Frequency to Voltage converter (ref. Fig. 3-6) into the composite of a 1KHz sine wave 100% phase modulated 2KHz sub-carrier. Two threshold detectors establish a counting period for determination of the number of zero crossings derived from a third threshold detector. Each data bit is determined by a logical comparison of the number of zero crossings to the number two. A logic zero will produce one (1) zero crossing whereas a logic one produces three (3) during the counting interval. The termination of an initialization sequence is detected upon receipts of a logic zero following NLT one second of logic ones. Thereafter successive data bits are stored in multiples of five (5) and loaded onto the data bus from a storage register upon request. The NASA2 Flowchart shown in Figure 3-7 and Timing Diagram in Figure 3-8 explain the logical extraction of data.








DATE 5 Now 25 CLASSN NASA 1 DEMOD FLOW CHART REVISIONS REY RAYTHEON

ENGINEERING SKETCH ONLY









Par. 1 28 Feb 75 R.

3.2.3 NASA3

The selection of which of 22 possible frequencies occurs in each tone burst is made by counting the number of zero crossings that occur in a 0.5 second interval (fig. 3-9). In lieu of an accurate timer, the total number of zero crossings is divided by the ratio of the length of the tone burst to one-half second.

Digital comparators sort the measured tone into either an Address or Execute category. A 256 x 4 PROM then selects which of 15 Address tones or which of 7 Execute tones applies (ref. fig. 3-10). A word clock loads the 5 bits defining the frequency of each tone burst into a register for interrogation by the microprocessor. The NASA3 Flowchart and Timing Diagram are shown in figures 3-11 and 3-12, respectively.

3.2.4 NASA4

In order to sort the three possible types of tone burst into a sync., one or zero, the number of zero crossings are counted and digitally compared twice. Detection of a sync. bit inhibits the word clock which loads the one or zero data bits into a register for bit-by-bit evaluation by the microprocessor (refer to figures 3-13, 3-14, and 3-15).

3.2.5 NASA5


Detection of NASA5 data bits requires distinguishing changes in the sub-carrier frequency with the bit times determined by the modulation frequency (refer to figure 3-16, 3-17 and 3-18). Although the phasing of the modulation envelope may vary with respect to the bit times, the peak half of the modulation always occurs within a single bit time. The state of each bit is therefore detected by counting the zero crossings of the sub-carrier during that time of the peak half of the modulation. Comparison of the measured frequency to a preloaded number representing the average of the frequencies for data zero and data one sorts the transmitted data for bit-by-bit evaluation by the microprocessor.

3.2.6 NASA6


NASA6 transmitted data bit detection is comparable to that of NASA1 but with the PLL divided to a programmed frequency corresponding to the NASA6 sub-carrier frequency. Multiples of cycles of the sub-carrier for each bit time occur at a programmed rate. In lieu of a frame sync. pattern, end of the initialization is detected upon receipt of the first logic zero. Data is then accumulated into a 16 bit word as in NASA1 for retreival and evaluation by the microprocessor (refer to figures 3-19 through 3-22).

3.2.7 DOD1-13

Detection of DOD data requires determining which of three sub-carrier frequencies occur during each bit time (refer to figures 3-23, 3-24 and 3-25). Two bit times occur for each cycle of the triangle modulation of the sub-carrier, which is also skewed with respect to bit time. Although



Res Feb 75



DATA CLUCK & PRESET GENERATOR (N3-N4-N5-DOD) TIMING DIAGRAM REF. DWG 893208 SHEET 1 OF 5





Fig. 3-12



manual lancom


.

era distanti per

one 1 # one # one the contract # one the contract

E-phonon and

NASA 4 SIGNAL DESCRIPTION



SUMMER!

A. 4 POSSIBLE SYMBOLS TRANSMITTED

1. BLANK - NO SIGNAL

WILL CONTAIN

EITHER 2 OR 6

ZEROS

- 2. SYNC SY CYCLES OF SUB CAPPIER
- 3. ONE 36 CYCLES OF SON CAMBER
- 4. Zeab 18 CYCLES OF SUB CAMPER

B. FREQUENCY OF SOR CARRIER FIXED IN AMES FORM 7000 HE TO 11034 HE

WILL CONTAIN

4 BEROS

AND ONES

> TIME DURATION OF PULSE AND BLANKS. CONTROLLED BY MEN REUSTERS IN MARULA TOR

> > ORIGINAL PAGE IS OF POOR QUALITY

FIGURE 3-14

11 Mar 75 Par 17 Feb 175 REW 75'D






FIGURE 3-15









FIGURE 3-18

DATE OF TOWNING DATE 6 May 75 CLASSN CHT SEE NASA 5 DEMOD FLOW CHART

RAYTHEON REV

ENGINEERING SKETCH ONLY



NASA 6 (GENERALIZED NASA 1)

IN NASA 1 (BI-9-L), BIT TIME

AN NASA 6:

$$2' \leq \frac{B_{IT} \ Time}{P_{ERIOD} \ OF \ SUB \ CARRIER} \leq 2'' (2048)$$
 $2' \leq F_{REQUENCY \ OF} \ SUB \ CARRIER \ (SQ, WAVE,) \leq 2'^2 \ (4096 \ Hz)$
 $2' \leq F_{REQUENCY \ OF} \ DATA \ BITS \leq 2'' \ (2048 \ Hz)$

DATA

ONE

ZERO

ZERO

ZERO

ONE

ONE

DATA
BIT TIME
PERIOD OF S.C. 22 4

ENCODED DATA

NASA 6 SIGNAL DESCRIPTION

FIGURE 3-20







FIGURE 3-21



ENGINEERING SKETCH ONLY





Space Frequency = 65 KHZ ZERO FREQUENCY = 74 KHZ ONE FREQUENCY - 95 KHZ FREQUENCY OF SME CAMBER MARIES WITH DESIRED LOGIC STATE (3) SUB CARRIER 3 FREQUENCIES LOGIC STATES SPACE SPACE SPACE PAGITIFE FORMS BEED CROSSOVER TRIANGULAR MODULATION 0.6 7000 FREGOENCY 500 HZ OR IKNZ BIT TIME FOR 50% AMPLITURE MODELATION, AZ AMPLITURE . O.S AT AMAITERE BITRATE = IKBIS OR 2K BIS = 2 = MOD. FREE. Bir AMPLITURE OF SUB CAPPIER Times IS VARIED BY THE TRANSULAR MODULATION PREQUENCY. MODULATED OUTFUT SUM OF SUBCAME TRIANGLE MODULATION **MEQUENCIES** ORIGINAL' PAGE IS OF POOR QUALITY SIGNAL DESCRIPTION FIGURE 3-24

REDITS 10 Rus 18 F26 75
Ros. 14 May.




FIGURE 3-25

DOD DEMOD FLOW CHART

ATTHEOR

ENGINEERING SKETCH ONLY

RAYTHEON COMPANY RAYTHEON

3.2.7 (DOD1-13, Continued)

the modulation frequency may be either 500Hz or 1KHz, both zero crossovers (i.e. the positive going and the negative going) occur 6/10ths of the way into a bit time. The resultant 4/10ths of a bit time, or NLT 200 microseconds, is used to sample the sub-carrier frequency each bit time. Two data lines, representing space, one or zero are clocked into registers for bit-by-bit sampling by the microprocessor.

3.3 <u>Initialization Requirements</u> (Refer to Fig. 3-26)

3.3.1 NASA1 with Voice (40.330 KHz)

ADDRESS	NAME	DATA (OCTAL)
1. 176141	Load S.C. Freq.	00036?
2. 17614 3	Load Reg. 4	First 16-bits of Frame Sync* (MSB = CBD15, LSB = CBD66)
3. 17614 2	Load Reg. 3	Remainder of Frame Sync*
4. 176140	Load Control Reg.	100000

^{*}Cannot be all ones

Acres in

....

3,3,2 NASA1 without Voice (8.066 KHz)

ADD	RESS	NAME	DATA (OCTAL)
1.	176141	Load S.C. Freq.	000267
2.	17614 3	Load Reg. 4	First 16-bits of Frame Sync*
3.	176142	Load Reg. 3	Remainder of Frame Sync
4.	176140	Load Control Reg.	100000
	3.3.3 NASA2		
1.	176140	Load Control Reg.	040000
	3.3.4 <u>NASA3</u>		
1.	176140	Load Control Reg.	TONE LENGTH DATA
			0.5 sec. 020740 1.0 sec. 020700 1.5 sec. 020640 2.0 sec. 020600 2.5 sec. 020540 3.0 sec. 020500 3.5 sec. 020440

DEMODULATOR REGISTER ADDRESSES DATA FORMATS

	HODRESS	NAME	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LOAD'S	176140	CONTROL REG.	NI	N2	N3	NY	N5	W	000	70	~~	3 - LE:	15	TAN	X	X	X	X
		NI/NE S.C. FACE																. 5.0
	176142	REGISTER 3																
	176143	REGISTER 4						L										
	176144	TEST DATA																
	176145	TEST CLOCK																
READ'S	176147	DATA WORD																
			145.8	*													1	L\$ 8
		NASA 2	X	X	X	X	X	X	X	×	X	X	X	/45B	-		Á	463
		NASA 3	×	X	×	MSD	4			LSO	X	X	X	X	X	X	X	X
		NASA 4	X	×	X	X	×	×	X	×	X	X	X	X	X	X	X	MI
		NASA 5	×	×	×	×	X	X	×	×	×	×	X	Х	X	Х	X	Dati
		NASA 6	/45 3	+													*	LSB
		DOD 1-13	X	×	X	X	X	×	X	X	×	X	×	X	×	X	SApa	4/

X = AMBIGUOUS / DON'T CARE

FIGURE 3-26

Kons 19 Aus.

RAYTHEON COMPANY RAYTHEON

e Astronomia

ADDRI	zss		name		DATA (OC	CTAL)
	3.3.5	NASA4				
1.	176140		Load Contro	l Reg.	010000	
	3.3.6	NASA5				
1,	176143		Load Reg. 4	•	F ₁ +F ₂ 2(bit rate)	(F ₁ ,F ₂ , Bit Rate in hertz)
					with LSB = 2° MSB = 2°) 10
2.	176140		Load Contro	1 Reg.	004000	
	3.3.7	NASA6				
1.	176141		Load S.C. F	req.	S.C. FREQ.	DATA
					4096 2048 1024 512 256 128 64 32 16 8	000373 000353 000313 000213 000375 000355 000315 000215 000356 000336
2. 17	6142		Load Reg. 3		2 S.C. FREQ/DATA	000176 RATE DATA
					2048 1024 512 256 128 64 32 16 8 4	174000 176500 177000 177400 177600 177700 177740 177760 177770 177774
3. 17	76140		Load Control	Reg.	002000	
	3.3.8	DOD 1-13				
1. 17	76140		Load Control	Reg.	001000	

MOD

3.4 Output Data Definitions

NASA 1 MSB = (16n+1) th bit after Frame Sync detected LSB = (16n+16) th bit after Frame Sync detected Where n = 0,1,2,3......

NASA 2 MSB = (5n+1) th bit following initialization of ONES
LSB = (5n+5) th bit following initialization of ONES
Where n = 0,1,2,3......

(First word after initialization must start with a ZERO)

NASA 3	Frequency of Tone Burst	MSB	LSB
	1025	0	0001
	1097	0	0010
	1174	0	0011
	1262	0	0100
	1352	0	0101
	1447	0	0110
	1549	0	0111
	1750	0	1000
	1860	0	1001
	2000	1	0001
	2270	1	0010
	26 5 0	1	0011
	3000	1	0100
	3 30 5	1	0101
	3621	1	0110
	3850	1	0111
	4250	0	1010
	4550	0	1011
	5155	0	1100
	5451	0	1101
	57 9 0	0	1110
	6177	0	1111

- NASA 4 Zero = 18 cycles = Logic Ø (CBDØØ)
 One = 36 cycles = Logic 1 (CBDØØ)
 Sync = 54 cycles = Transmission inhibited
- NASA 5 Lower Frequency = Logic 1 (CBD##)
 Higher Frequency = Logic # (CBD##)
- NASA 6 MSB = (16n+1) th bit after first ZERO following initialization of ONES

 LSB = (16n+16) th bit after first ZERO following initialization of ONES

 Where n = 0,1,2,3......
- DOD 1-13 If CBD#1 = Logic ZERO, then CBD## = Valid Data (ZERO = 76 KHz, ONE = 95 KHz)

If CBD#1 = Logic ONE, Data = SPACE (65 KHz)

3.5 Test Set Limitations

3.5.1 NASA1 and NASA6

A potential for improper data decoding of NASA 1 and NASA 6 modes exists if the phase locked oscillator fails to lock onto and distinquish from zeroes with logic ones transmitted during the initialization period. The effects of parameter variations due to temperature, voltage, aging, etc. has not been evaluated. If incorrect data detection occurs during the initialization, lack of detection of the frame sync will inhibit all word clock interrupts.

3.5.2 NASA5

Proper detection has limitations imposed by the wide range of arbitrary modulation and sub-carrier frequencies; namely:

- a. Modulation frequency range 8Hz to 1200 Hz
- b. Sub-carrier frequency range 7000 Hz to 21000 Hz
- c. Separation between sub-carrier frequencies corresponding to a logic 0 and 1 - Unspecified

Hardware limitations preclude the use of many filters required to extract the modulation envelope necessary for decoding the data over the wide range of allowable modulation frequencies (2 1/2 octaves). However, the use of a frequency counter and oscilloscope has verified the command encoder is generating the proper crosslink waveforms.

3.6 Test Set Demodulator Functional Breakdown

BOARD #Ø1 (T.S.Ø1)

893206 (3 sheets)

Input Buffer & Conditioning Zero Crossing Generator

(N1, N3, N4, N5, N6, DOD)

Input Signal Sorting

NASA 2 Data Detection, Accumulation and Word Clock Generation

Data Bus Buffering & Control Register

BOARD #\$2 (T.S. \$4)

893207 (3 sheets)

NASA1/NASA 6 Bit Clock Generation & Transmitted Data

Detection

NASA 1 Frame Sync Detection

Data Register #3 (Shared NASA 1 Frame Sync or NASA 6

Subcarrier/Data Rate Ratio)

Data Register #4 (Shared NASA 1 Frame Sync or NASA 5 Preset)

NASA 1/ NASA 6 Data Accumulation and Word Clock Generation

RAYTHEON COMPANY RAYTHEON

3.6 (Test Set Demodulator Functional Breakdown, Continued)

BOARD #**6**3 (T.S. 06) 893208 (5 sheets) Data Clock & Preset Generation (N3, N4, N5, DOD)

NASA 3 & NASA 4 Modulation Envelope Detection

NASA 3 Tone Selection and Word Clock Generation

NASA 4 Tone Selection and Word Clock Generation

NASA 5 Modulation Envelope Detection

NASA 5 Data Detection & Word Clock Generation

DOD Modulation Envelope Detection

DOD Data Detection & Word Clock Generation

Board #64 (T.S. 68) 893209 (3 sheets)

Interrupt, Address and Control Logic

Manual Test Data Interface

Output Data Sorting and Buffer Register


Data Bus Drivers

4.0 DIGITAL VOICE AND ENCRYPTER SIMULATOR MODULE

This section describes the design and implementation of the Digital Voice Generator and Encrypter Simulator module required in the Command Encoder (CE) Test Set. The Digital Voice Generator enables the uP to insert simulated digital voice in the NASA 1 output data messages, while the Encrypter Simulator serves to verify operation of the CE Encrypter Interface logic.

4.1 Digital Voice Generator, General Description

The digital voice generator enables the up to insert simulated digital voice in the NASA 1 output messages and hence compare the received baseband demodulator output with that transmitted. The generator, shown in the functional block diagram of Figure 4-1, provides up selection from one of three fixed data patterns for serial transmission to the CE Digital Voice Interface unit.



DIGITAL VOICE GEN. BLOCK DIAGRAM

4.2 <u>Digital Voice Generator Detailed Description</u>

The digital Voice generator provides simulated serial data patterns to the CE voice interface unit at a 32 KHz rate. Three fixed data patterns are provided; 1010 - -, 001100 - - -, and a walking "1" pattern, with selection under control of the test up.

Pattern selection is performed by issuing a uP read instruction from address 176164, 65 or 66, depending upon the pattern desired. The detailed block diagram of Figure 4-2 shows the logic referenced in the following discussion.

4.2.1 Pattern 1010 - - - and 001100 - - - Generation

A four stage counter (A) is incremented on the leading edge of each data voice clock. The first three outputs of the counter serve as address signals for two 8/1 multiplexing units. One multiplexer has inputs alternately connected in a 01010101 pattern, while the other is connected in a 00110011 pattern. Multiplexer outputs are gated by the pattern

4.2.1 (Pattern 1010 - - - and 001100 - - - Generation, Continued)

selection control logic, allowing the selected multiplexer output to be transmitted to the CE voice interface unit.

4.2.2 Walking Bit Pattern Generation

The walking bit pattern starts with a "1" in the first bit position of the first voice word to be included in the NASA 1 format with digital voice. In the second word the "1" will appear in the second bit position, and so on. Since there are eight contiguous voice words in each digital voice block of the output message, the walking bit would normally advance only to the eight bit position and then restart at bit position one of the next block. A second walking bit has therefore been included to start at position eight and advance with each word to the sixteenth bit position.

The walking bit generator employs two 8-bit parallel input shift registers, two 1/8 demultiplexers and a 3 stage counter (B). At the start of the voice sequence, the demultiplexers address counter is initialized to zero count, resulting in a logic "1" being loaded into each shift register eight bit position. The shift registers are then shifted sixteen times with the voice clock and the output gated to the interface driver. A carryout signal is generated by counter A on the sixteenth clock pulse, incrementing counter B one count. The demultiplexer outputs are now loaded into bit position seven of each shift register, and the sequence is repeated. A timing diagram for the digital voice generator logic is shown in Figure 4-3.

4.2.3 Clear Function

The voice generator logic can be cleared either by a programmed clear to memory address 1761667, or by the master clear control line signal (MSTCL-) activated by a local control panel switch setting.

4.2.4 Digital Voice Generator Interface

The digital voice generator interface with the CE consists of input voice clock and a serial data output port. The input clock is a 32.264 KHz ± 0.005% square wave signal. A logic "0" = 0.0 volts ± 0.5 volts and a Logic "1" = 5.0 volts ± 1.0 volts. The input signal is fed into a differential line receiver, while a differential line driver transmits the serial data out. Both interface lines are twisted pairs.

4.3 Encrypter Simulator

The primary function of the encrypter simulator is to only verify the operation of the encrypter interface signals. Accordingly, the interface simply contains logic that, under control of the test set operator, either repeats or inverts the incoming data, and retransmits it back to the CE.




FIG. 4-2

DIGITAL VOICE GENERATOR DETAILED BLOCK DIAG.




FIG 4-3 DICITAL VOICE GENERATOR TIMING

)

4.3.1 Detailed Description

As shown in Figure 4-4, the leading edge of the input clock strobes the incoming data into three D-type flip-flops. If the "S" signal is a logical one, the data is returned to the CE unmodified. If the "S" signal is a zero, the "l" / "O" data is either returned or interchanged (via the 2/1 multiplexers) depending upon the state of the single bit control flip-flop set by the up.

Encrypter Simulator Interface

The input interface consists of four signals: data "l", data "0", data clock, and "S". The output interface consists of a data "l" out, data "0" out, and "S" out. Line drivers and receivers are differential, and interface cabling consists of seven twisted pairs in an overall shield.

4.4 Voice Generator and Encrypter Simulator Interface Addressing

Address decode logic is common to both units. The decode logic is activated when the upper 13 address bits are 17616X and performs a further decode on the lower 3 bits to enable the appropriate control signals. A CBACK- signal is generated in response to a correctly addressed Load or STore signal. Table 4-1 lists the function generated by each address decode. Location 176164, 176165 and 176166 are unique to the voice generator logic, while 176160 addresses only the encrypter simulator. The program clear (location 176167) is common to both functions.

		Data Bits
Address	Function	CHD15 CHD66
176160	Complement Encrypter Data	
176161	Not Used	
176162	Not Used	
176163	Not Used	
176164	Enable Voice 0011 Pattern	
176165	Enable Voice OlOl Pattern	
176166	Enable Voice Walking Bit Pattern	
17 6 167	Programmable Clear For Voice Generator & Encrypter Simulator	

TABLE 4-1




FIG. 4-4

ENCRYPTOR SIMULATOR DETAILED BLOCK DIAG.

4.5 Detailed Logic Schematic

The detailed logic design for the voice generator and Encrypter simulator logic is shown on the two logic drawings listed below:

DWG. NO.	SHEET #	LOGIC
893203	1 2	Digital Voice Generator Encrypter Simulator and Address Logic

4.6 Miscellaneous Logic

Also located on this module are the following miscellaneous logic functions:

4.6.1 PHSI Clock Source

1 MHz PHSI clock source for the Test Set BCH Encoder, and the Hung Bus detector logic (Logic Sheet 2).

4.6.2 Hung Bus Detector

Hung Bus detection logic for the Test Set microprocessor. If a bus request (CBRQS) is not answered with a bus acknowledge (CBACK), the microprocessor would remain in a loop indefinitely. The Hung Bus detector will allow an unanswered CBRQS for about 16 usec and will then issue a CBACK. A LED on the Test Set front panel will be lit and an interrupt to the μP generated. The LED may be extinguished either by a digital voice generator and encryptor simulator clear, or by the μP bus Master Clear.

4.6.3 TTY Half-Duplex Control Logic

The current switching cirucit required to implement the TTY half duplex mode of operation is located on this board (Logic Sheet 1). The voltage generated whenever a TTY key is depressed is sensed by a biased 8820 differential receiver. This receiver then drives a 75450 switching gate to interrupt the TTY input current, resulting in the corresponding TTY printout. When the TTY MODE switch S2 is in the full deplex mode (FD), the switching circuit is bypassed.

RAYTHEON COMPANY RAYTHEON

D. COMMAND ENCODER & TEST SET PACKAGING

1.0 INTRODUCTION

The Command Encoder (CE) and Command Encoder Test Set are each contained in individual cabinets containing a logic assembly and power supplies. Interconnection between the units is via seven cables attached to the connector panels on the rear of each cabinet. A single fan in each unit provides forced air cooling. Section 2 describes the packaging approach for the Command Encoder and Test Set. Sections 3, 4 and 5 describe the module layout, interconnections and power requirements.

2.0 PACKAGING DESCRIPTION


2.1 Command Encoder

The Command Encoder is housed in a Premier 2118 cabinet (see Figure 1). The module cage assembly is mounted one inch behind the Local Control Panel* on the front panel mounting flange. Three power supplies are mounted on standoffs on the base plate toward the rear of the cabinet (see Figure 2). Convection cooling should be adequate to prevent excessive heat build up. The heated air should pass out thru the louvred rear panel and the perforated top. A fan is provided to direct air up thru the logic tray to prevent any thermal build-up in the cabinet. A power control panel is located on the front of the cabinet. This power panel (see Figure 6) contains the AC ON-OFF switch, Power on indicator, AC line fuse. Three LEDS are provided to indicate "HUNG BUS", "POWER STATUS" and "RUN". A master CLEAR switch resets the CE circui*s.

2.2 Test Set


The Test Set for the Command Encoder resides in a Premier 3118 cabinet (see Figure 3). A remex RRS7300 paper tape reader is located near the top of the cabinet. The signal connections from the tape reader are hard wired to the logic tray and enter the tape reader via J1 at the rear of the same. This signal wiring is shown in Table 4. Three power supplies are mounted on standoffs on the base plate toward the rear of the cabinet (see Figure 2) to prevent radiated heat from adversely affecting the modules in the logic cage which is mounted at the front of the cabinet 3 1/2 inches below the tape reader and 1 inch behind the Local Control Panel. A fan is mounted on the base plate below the logic tray. This fan will provide a steady stream of air directed thru the logic tray thus assisting in the removal of any heated air. The back of the cabinet is louvred and the top is perforated to allow the exit of any heated air. A power control panel (see Figure 7) is mounted below the LCP panel and contains the AC power ON/OFF switch, Power indicator and AC line fuse.






RIGHT SIDE COMMAND ENCODER

F1G. 1




RACK BASE PLATE LAYOUT

F/G. 2



2-169




thomas for the total that the AREAN NIEW

18 B


of Malco sockets Module Side of Logic Tray

FIG 5



· Transparence

Nowall contin



RAYTHEON COMPANY RAYTHEON

2.2 (Test Set, Continued)

"HUNG BUS" and "PHASE LOCK" indications are displayed by two LEDS. A two pole, two position switch permits changing the Teletype Mode from Half-Duplex to Full-Duplex. Manual clock generator and Manual data select switch are provided to aid in debug of the demodulator. "BUF DATA" may be monitored on this panel.

2.3 DC Power

Three power supplies are provided for the command encoder and for the test set. The supplies are:

- +5 Volts @ 36 Amperes Sorenson STM5-36
- +12 Volts @ 1 Ampere Sorenson PTM12-LP
- -12 Volts @ 1 Ampere Dual Supply
- +15 Volts @ .8 Ampere Sorenson PTM15-.8D
- -15 Volts @ .8 Ampere Dual Supply

The power distribution system is shown on Drawing AJM-75-5-1. In addition to the AC fuse on the power control panel, each supply has its AC power fuse.

3.0 MODULE LAYOUT

The location of the modules in the Command Encoder is shown in Table 1 which also gives the power consumption of each, as well as the DIP count.

The modules in the CE Test Set are located via Table 2. DIP count as well as power consumption is also depicted here.

3.1 Module Layout Drawings

The module layout drawings for the modulator digital and analog sections of the CE are shown in figure 8 through 12.

TABLE 1
COMMAND ENCODER MODULE LOCATION

LOCATION	MODULE FUNCTION	BOARD TYPE	DC POMER (WATTS)	IC COUNT	DRAWING #
1	Modulator Analog 1	ww	+5=.500	13	8 9 3204
2	NA		+15=3.0		
3	*		-15=3.0		
4	Modulator Analog 2	WW		8	893205
5	NA				
6	Modulator Digital 3	WW	1.102	41	893184
7	NA				

	4.1.	LAR.	APE.,	TYPE.	1375	TYPE	TYPE	1	4
	Acci	VCC:	VCC -	VEE	vec	NCC.	VCC	A	5
33.7	GNIX	GND	GND	GND	GNO	6ND	6010	7	4
	PALST	PINS:	PINS	• PINS	PWS	• PINS	· PINS		2
	TOPE:	TYPE 741.00	TYPE	TYPE	TYPE	TYPE	T. :	1	6 0 %
数等	LUCK!	vcc 16	VCC	WCC	VCC	Vec	West.		9 4
	15 M	GND 7	GND	GND	GND	ENL	14.2	B)n(\(\forall \)
	PINS"	PINS 14	PINS	• PRIS	PINS	• PINS	• . *e's		4
7	TYPE 74L74	TYPE74L193	TYPETHLTS	TYPE 74LDO	TYPE 8097	TYPE 74LOY	*	1	a)
	VCE 16	vec 16	VEC 5	VCC 16	VCC 16	vcc 16	vre		
6	GND 7	GND 8	GND 12	GNO 7	640 8	GA10 7	100	C	
	· PINS 14	PINS 16	PINS 16	· PIUS 14	@ PINS 16	PINS 14	! ● /° r*	; ;	
e in	TYPE 74LS08	TYPE74LSIIL	TYPE 74LS112	TYPE74410	TYPE 74LOY	TYPE 741505	7/ 5	1	7.55 U.A.1
7 2	NEC 16	VEC 16	vcc le	VCC 16	VCC 16	vcc 16	1 .	D	
•	GND 7	GND 8	GND 8	GND 7	GND 7	GND 7	1. p. 1. in		N S
1	• PINS 14	PINS 16	PINS 16	PINS 14	PMS 14	PINS 14	3 272		, A E
	TYPE 74100	TYPE 74L74	TYPE 7465193	TYPE746193	TYPE 74LS 193	TYPE 74LS 193	7745112.	İ	9 89
E	VCC 16	VCC 16	VCC 16	VCC 16	VCC 16	vcc 16	Ver 16	=	5 50 C
- Company	GND 7	GN2 7	GND &	GND 8	END 8	GND 8	500 8	~	to 2
ر بولود المحمولينيون المحمولين	• PINS 14	PINS 14	PINS 16	₱ PINIS 16	RING 16	PINS 16	€ 117.16		43
and the second second second second	TYPE Header	TYPE 7414	TYPE 74LOY	TYPE74LSO5	TYPE 74LS11	TYPE 74LOO	7:PF74L00		00
_	VCC 7	VCC 16	VCC 16	6'CC 16	V11 16	vec 16	10.16	_	ੜ_:•
	SND 1	GND 7	GND 7	GND 7	G110 7	5ND 7	5127	7	2
,	PINS 16	PINS14	PINS 14	PINS 14	@ PNS 14	€.P.N5 14	@ 200 14		٠٠ × . نار و.
-	TYPE Header	- 1	TYPE74LS175	TYPE7445175	TYPE 741.5175	TYPETYLSITS	TYPF	•	
A.		vec 16		VCC 16	vec 14	100 16	14.6	G	3.
	END NA	6NP .7	GND 8	GND 8	61.19 8	CND 8	300		1- 3
		PINS 14	PINS 16	PINS 16	PINS 16	PINS 16	تر 🍲		CH
	TYPE 8098		TYPE 7415138	TYPE 74LSO5	TYPE 74LOY	TYPETHLOY	TYPE		ij
77	Vec 16	VCC 16		VCC 16	vec 16	vec 16	Vec	H	
er.	end 8	GND 7	GND 7	GND 7	GA'5 7	GND 7	GND		
112	G PINSTG	9 PINS 14	PINS 16		PINS 14	PINS 14	P.NS	1 57	
*	e i i i i i i i i i i i i i i i i i i i			A	4	6	7	- 1	
*** *** *** *** *** *** *** *** **** *** ****	TAKET STATE OF THE	e e e				* 0. <u>*</u> .			

•	, c	'cc	VC 16	V 16	ver 16	urc 16	VCC 16	<u>.</u>	FORGue &	
-4	GND NA	GND	GND 8	GND 7	GNO 8	5000	1110 1 19	H	• m si∰	konsta
	· PINS 16	PINS.	₱ PINIS 16	• PINS 14	PINS 16	• PIUS / P	@ Pour 14		(~
	TYPETHILDY	TYPE 74130	TYPE 144508	TYPE	TYPE 14LS10	TYPE 14430	70374LOY			1 n
^	vcc 16	VCC 16	1/cc 16	WCC	VCC 16	VCC 16	Vir 16	-		ِصَ [*] ِ
\mathcal{B}	GND 7	GND 7	END 7	520	600 7	6110 7	CNO 7	8	m .	<i>+</i> ;
	• PINS 14	o PINS 14	1 PINIS 14	• PINS	או צעום 🗨	@ PINS 14	38 1985 1 F	<u> </u>		r .,
	TYPE74LS193	TYPE74LS193	TYPE 74674	TYPE74LS11	TYPE 74LSOO	TYPE 74CS193	Trif74651-3	} }	A.	•
	VCC 16	NCC IL	vec 16	VCC 16	VCC 16	vcc 16	VCC	-		
6	Gus 8	end &	GND 7	UND 7	GND 7	GND 8	111	-	AR	
	1 PINS 16	PINS 16	O PINS 14	PINS 14	@ PINS 14	3 PINS 16	O Poets		ORIGINAL PAGE IS OF POOR QUALITY	9
	TYPE 74LSI75	TYFE 74LS175	TYPE 74430	TYPE 7465112	TYNE7465112	TYPE 7465175	1715 1 1 15	· İ	55	2-176
*	yec 16	VCC 16	VCC 16	VCC IC	VCC 16	vec 14	U = V	D		64
\mathcal{D}	GND &	61.0 8	GND 7	GND 8	6ND 8	8 6119	65 - 8	; —· !	(1)	
	@ P.W.5 16	PINS 16	PINS 14	PINS 16	Q. PMS 16	@ PINS 1Co	J= 105 165		9.	
	TYPE 74LSOE	TYPE74LS08	TYPE 7.4LS11.2	TYPE 74LS86	TYPE 8097	TVPE 746508	77.7745008		N.	٠ ٥
	vec 16	Vec 16	VCC 16	UCC 16	vec 16 .	VCC 16	VCC 14,	Ē	, ,	
E	6ND 7	6112 7	GND 8	6HD 7	6112 8	6ND 7	610 7	-	. 5	(~)
	@ FINS 14	@ PINS 14	PINS16	@ PINIS 14	@ PWS 16	@ PINS 14	a Plans 14		+0	ر دري
	TYPE 74LS175	TYPE 7465 175	TYPETYLOO	TYPE 746586	TVP4 746886	TYPETYLSITE	7/1/274 11 17		-0	U.
	vec is	VCC 16	VCC 16	VCC 16	ver 16	vec 16	Vec 16.	F	5	14
j-	8 UND	GND 8	GND 7	GND 7	6110 1	645 8	500 g	1	_	
	OPINS 16	@ PINS 16	O PINS 14	PINS 1º F	e PAUS 14	@ PW= 16	& make		ί.	\
	TYPE 14LS 83	TYPE 744583	TYPE 74457	TYPE 825/29	TYPE 825129	748E74685	7475 HG. 83		V .	٠ ـ
_	ver 5	VCC 5:	VCC 16	uce 16	vec 16		W = 5	G		
0	ACC P	GND 12	GND 8	8 000	600 8	CHO 12	313 14		, ~	4
		2 PINS 16	PINS 16	@ PIN: 16	@ PINS 16	# PINS 16	6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
	TYPE 74L95	TYPE 74695	TYPE 74LIST	TYPE 7415193	TYPE 809 8	78P574. (:	Tre Matt			V-3
H	vec of	VCC 4 11110 13	vec 16	VCC 16 GKD 8	vec 11,	VCC 4	VCC -1	H		
	GND 13	13 כניונו	GND X	01:0 8	600 8	200 13	ا دا ۱۰۰۰			
56 112	0 PINS14	@ PINS 14	PINS 16	PIN: 16	PINS 16	@ PINE 1.1	\$ 1000 Pf	1 57		•
-		2	.3	4	5	6	7			

	TYPE	TYPE 7415/75	TYPE 74 13175	TYPE	771 E	1462	10	i	
Л	VCC	vcc 14	VCC 16	VCC	vec	VCC	VCC	A	٠ ١
14	GND :	GND 8	GND 8	CND	CND	61.1D	1.10	//	
	· PINS	@ PINS 16	PINIS/6	● PINS	PINS	@ P495	1 /1x/2		e
	TYPE	TYPE 825/29	74FE 825/29	, ,	1	TYPE	16.5	[
$\mathcal{B}^{'}$	VCC	OND BY	NCC 1/6	1/2 NA	VCC SNB	Chip	64.5	8	<u>ب</u> ک
D	GND	,			B PINS	1	etze.		30
	& PINS	@ PINS 16		PINS 16		PINS			F (1)
	TYPE .	TYPE74LS/0	VCC 16	TYPE 8098	VCC 16	TYPE74LSOO	TY: "	育員	; }
2	61:0	GND 7	GND 7	6ND 8	610 7	6A:D 7	00	PAGE E	
	PINS :	B PINS 14	PINS 14	PINS 16	@ PINS 14	PINS 14	5 1º 13	ORIGINAL 1 OF POOR Q	
;	TYPE 74L508	TYPE 74LSO8	TYPE 74L95	TYPE74L95	TYPE 74LSO8	TYPE 74LSO S	1/PE 744508	POE	177
\mathcal{D}	VCC 16	VCC 16:	vec 4	VCC 4	VCG 16	vec 16	VCC 16	DEF	2-1
<i>V</i>	סוים 7	61:07	GND 13	GND 13	6ND 7	5110 7	6.5.2 7	4	
j	0 PWS 14	D PINS 14	PINS 14	@ PINS 14		@ PINS 14	277314	1	
	TYPE74LS:74	TYPE74LSO 8	TYPE 74LAS	· -	TYPE 74L74	TVPE 74LS174	,	1	7
E	VCC 16	VCC 16	UCC 44 GND 13	000 4 600 13	VCC 16 8112 7	OND 8	C10 8	E	(2)
	@ 17W516	@ PINS 14	PINS 14	PINIS 14	@ PWS 14	& PINS 16	d Plus lip	3	(1) (5) (0)
	TYPE 74LS83	TYPE74LS83	TYPE 74195	TYPE74L95	TUPE 74683	TYPE 74-583	7/19/746 4.3) - q	
بر	vcc 5	vec 5	VCC 4	VCC 4	vcc 5	vec 5	Vr:	FS	0
F	6HD 12	GND 12	GND 13	GNE 13	640 13	6115 12	10 10	•	
		10 PINS 16			PINS 16		G PINS 16	Lag	Ų
			TYPE 14L95	TYPE 74195	TYPE 74674			- 1	
G	VCC 4 GND 13	VCC 4 .	GND 13	ore 4	UCC 16	VCC 4 6ND 13	100 4	GE	
	(@ PINS 14	DINS IN		,	PINS 1-1	CERTY		נעי. כעיי
	TYPE 74L95		TYPE 825129	TYPE 825/27	TYPE SOUR	TYPE 74L15	11/167461		30
H	VCC 4	VCC 4	vec 16	VCC in	VCC 16	VCC 4	uce 4	H	
et.	13 CND 13	6/10 13	GND 8	612 8	612 8	000 13	400 C	1	
. 56 112	@ PINS 14	PINS 14	· PINS 16		PINS 16	PINS 1-1	Q PINE YF	57	
e endeada.	j mi i in	2	3	4	5	<i>6</i>			
eternolis organization (e.g. organization)	September 1985 - Marie I. Marie 1985 - Marie 1985 - Marie 1985 - Marie 1985 - Marie 1985 - Marie 1985 - Marie 1	or weard the above as a second	en en en en en en en en en en en en en e	e de la companya del companya de la companya del companya de la co	entrogra ter ominintal k enapo	mal samples system	es နေကတွန် မောက်သို့	agree en	1004

A	vec GND 14	VCC.	VCC - GND RI R2	VCC END RI4 ROT	vec END R32 R33	VCC GND	VCC 6ND	A	ון פדיבי
	D PINST	O PINS	PINSRZ	RIA (E)	PMS	• PINS	PINS		16. 3F M
e e e e e e e e e e e e e e e e e e e	TYPE DAC	TYPE	TYPE	TYPE	TYPE	TYPE	TIPE V/F		7.00
В	VCC 372WB	GND	S.VD	WCC CAD	VCC CND	VCC GND	VEC TAIL	8	6
_	i i	O PINS	PINS	• PAVS	PINS	PINS	• PINS		3.7.
	TYPE	TYPE	TYPE COMP	TYPE DG 151	TYPE COMP	TYPE	TYPE	ł). (.e.
	Vec	VCC	VCC	VCC	vec	VCC	VCC		2 35
- 2	GND	GND	SHD B	GND 12.	GND 10	GND .	GNO	C	
Francisco	D PINS :	PINS .	O PINS 16	PINS ICH	PINS 16	PINS	● 1.45		PA QUA
in a second	TYPE	TYPE	TYPE COMP	TYPE DG151	TYPE COMP	TYPE	TYPE		YAL SR
.	V.C.	766	vec	VCC	VCC	vec	2.2	D	ANAL CORIGINAL
D	16ND 71-14	640	GND B	GND 12	6ND 8	GND	16 Car		AA ORI
	O PINS	• PINS	PINS 16	PINS 14	● PMS 16	· PINS	P.11:		278
	TYPE	TYPE	TYPE COMP	TYPE 3:8D	TYPEMC1594	TYPE COMP	TYPE	1	0
- 2	vec	icc	VCC	VCC	VCC	VCC	RIG RIG	E	7
E	GND	GN'D	GND 12	GND	GND 3	end 8	100	-	<i>Y</i>
ا بسو ا يوفسو ا	O PINS	O PINS :	• PINS	PINS 14	PINS 16	PINS 16	PINS		000
-	TYPE DAC	TYPE	TYPE COMP	TYPE COMP	TYPE 318D	TYPE 7403	TIPE	1	0.2
	vcc 372WB	VEC	VCC 16	VCC	VCC	VCC 16	ree RIS	15	4 ::
	GND D1-14	GND	GND 8	GND /	GND	GND 7	\$ n. D	ľ	
	D PINS	O PINS .	PINS 16	PINS 16	PINS 14	PINS 14	eme		E :
	TYPE	TYPE	TYPE	TYPE 3,8D	TYPE COMP	TYPE COMP	TYPE COMP		72
G	vcc	VCC	VCC	VCC	VCC	vec 1	VCC	6	71,
in the second	END	GND	GND .	GND	GND 4	GND 7	51.0 13	1	7
San Area of	O PINST	O PINS	O PINS	PINS 14	PINS 16	PINS 16	e Pais 16		TI SCHENA
	TYPE 74195	TYPE 74695	TYPE CO 238E	TYPE COMP	TYPE	TYPE COMP	TYPE COITP		'
77	7cc 4	vcc 4	VCC 16	VCC	rec	VCC	vcc	H	
55	640 /3	6ND 18	GND 7	end 3	GND	GND 9	END # 1		• -
213 20	3 2145-14	OPINS 14	O PINS 14	O PINS 16	O PINS	PINS 16	PINS 16	57	•
							7		

A TYPE VCC VCC VCC VCC VCC VCC VCC VCC VCC VC	16 12	40.2 F 8-3-75 1265	V 907	. ANA.	24 MOD.	. CE (HENRY OF	ORIGINAL PAGIS IN OF POOR QUALITY SC
A VICE SUD SUD SUD SUD SUD SUD SUD SUD SUD SUD	А	8	С	D	E	F		H 1 57
A COND SID COND COND COND COND COND COND COND CON	VCC	TWY VCC VAD	VCC CND	TYPE VCC SAP	TYPE VCC SAO	VC: C-0	TYPE COMP VZC - SPO	TYPE COMP VCC - CND 14
A VCC	VCC	TYPE VCC C, S	ycc GeiD	TYPE VCC GUD	TVPE 3180 VCC - GND -	TYPE COMP VEC - SHO 10	TYPE 3180	TYPE COMP
A VICE AND GID GID GID GID GID GID GID G	vcc	TYIT VCC FND	VCC CHD	TYPE COMP VEC GLD 9	TYPE 3180 VCC - 600 -	TVFE 74 03N VCC 14 GIJD 7	TYPE COMP VIC	TYPE DG 15 18P
A CC SID COND A COND S	VCC	TYPE	UCC - GND 3	TYPECOMP VCC -	TYPE 3610 UCC 16 650 12	TYPE 74LOOM VCC 14 GND 7	TYPE COMP	TIPE DEISIRA VIC - JAJ -
A CAND GID G PINS PINS TYPE TYPE VICE TOCE B FINS D PINS TYPE COMP TYPE COMP VICE TOCE GID GID GID G TYPE COMP TYPE TALIZAN VICE 3 GID GID G TYPE TYPE VICE GID GID G TYPE TYPE VICE GID GID G TYPE TYPE VICE GID GID G TYPE TYPE VICE GID GID TYPE TYPE VICE GID GID TYPE TYPE VICE GID TYPE TYPE VICE GID TYPE TYPE VICE GID TYPE TYPE VICE GID TYPE VICE GID	VCC	TYPE VCC 110	64D 8	TYPE COMP VCC 11	TYPE 3610 VCC 16 GND 12	TYPE 74LOCK VCC 14 GND 7	TYPE COMP VCC 14	
A SIND GRAS TYPE VICE TYPE VICE TYPE TYPE COMP VICE TYPE VICE GRAD TYPE VICE TYPE VICE GRAD TYPE VICE TYPE VICE TYPE VICE TYPE VICE TYPE VICE TYPE TYPE VICE TYPE TYPE VICE TYPE vcc	TYPE YCC 6ND	yec GNU	TYPE COMP VCC -	TYPE 741234 VCC 16 GIVD 8	TYPE VCC GND	TYPE VCC	7900 7467N	
B	vcc	TYPE VCC GUD	7188 VCC 1145	TYPE COMP	THE COMP	TYPE YCC GID	TYPE VCC	न, व्ह ४०८
		B	C		E	F	G	H 56

RAYTHEON COMPANY

RAYT	HEON

LOCATION	MODULE FUNCTION	BOARD TYPE	DC POWER (WATTS)	IC COUNT	DRAWING #
8	Modulator Digital 2	ww	1.273	52	893183
9	*				
10	Modulator Digital 1	WW	. 530	36	893185
11	NA				
12	Tape Reader (prewired)***	₩ WW			853862
13	NA				
14	VOICE/ENCRYPTER I/F	WW	2.18	36	893202
15	*				
16	ВСН	WW	1.58	42	893201
17	NA				
18	FUTURE SPARE (MIA A)	WW			
19	NA				
20	FUTURE SPARE (MIA B)	WW			
21	*				
22	FUTURE SPARE (INPUT HANDLER)	ww			
23	TERMINATOR MODULE	PC		893216	
24	4KX16 2 PORT MEM	PC	13.3	48	853581
25	1KX16 2 PORT MEM	PC	13.1	48	893217
26	PIN (Priority Int. Net)	PC	5.0	37	853868
27	*				
28	ALCM (TTY Interface) ***	PC	5.0	45	853834
29	2KX16 RAM (prewired)	PC			
30	AU (Arithmetic Unit)	PC		47	851702
31	CU (Control Unit)	PC	25.0	48	853545
32	LCP (Control Panel)**	PC	7.0	37	**893214 or 853679

WW = Wire Wrap board

* = No Malco Socket

NA = Space occupied by adjacent module

PC = Printed Circuit Board

** = Replaced by LCP Jumper card when Command Encoder is under control of Test Set.

All power for +5 volts except as noted.

***= Not Used



TABLE 2 CE TEST SET MODULE LOCATION

•			BOARR	na narma		
	LOCATION	MODULE FUNCTION	BOARD TYPE	DC POWER (WATTS)	IC COUNT	DRAWING #
	1	Demodulator 1	WW		30	893206
	2	NA				
Ì	3	*				
	4	Demodulator 2	WW		46	893207
:	5	NA		+5=45.0		
	6	Demodulator 3	ww	+15=3.0 -15=3.0	44	893208
	7	NA		-13-3:0		
	8	Demodulator 4	WW		35	893209
:	9	*				
: ;	10	(Connector tie points)	ww	NA	NA	
	11	NA				
	12	VOICE/ENCRYPTER SIM.	ww	4.2	39	893203
İ	13	NA				
	14	BCH ENCODER	ww	1.58	42	893201
ļ	15	*				
1	16	SPARE	ww			
- 1	17	NA				
	18	FUTURE SPARE (MIA A)	ww			
!	19	NA				
	20	FUTURE SPARE (MIA B)	ww			
	21	*				
	22	SPARE	ww			
	23	TAPE READER I/F	PC	5.0	43	853862
	24	SPARE	PC			
	25	4KX16 2 PORT MEM (RAM)	PC	7.7	48	853581
	26	PIN	PC	5.0	37	853868
	27	*				
	28	ALCM	PC	5.0	45	853834
	28	ALCM	PC	5.0	45	8

RAYTHEON COMPANY RAYTHEON

LOCATION	MODULE FUNCTION	BOARD TYPE	OC POWER (WATTS)	IC COUNT	DRAWING #
29	2KX16 MEM (RAM)	PC	TBD	TBD	851707
30	AU	PC		47	851702
31	CU	PC	25	48	853545
32	LCP	PC	7	37	853679

WW = Wire Wrap board

* = No Malco Socket

NA = Space occupied by adjacent module

PC = Printed Circuit Board

All power for +5 Volts unless otherwise noted.

4.0 DEVICE TECHNOLOGY

Table 3 lists the technology used for the majority of the logic for each unit in the CE and Test Set.

TABLE 3

<u>Unit</u>	Logic Type
CE Microprocessor	Standard TTL
CE Modulator - Digital	Low Power TTL
CE BCH Encoder	Low Power TTL
CE Voice/Encryptor Interface	Low Power TTL
CE 1K Memory	Schottky and Std. TTL
CE 4K Memory	MOS
Test Set Microprocessor	Standard TTL
Test Set Demodulator	Standard TTL
Test Set BCH Encoder	Low Power TTL
Test Set Voice/Encryptor Sim.	Low Power TTL
Test Set 2K RAM	MOS
Test Set 4K RAM	MOS

5.0 SIGNAL INTERCONNECTION

Signals between the Command Encoder and the CE Test Set will be transferred via cables attached to connectors on 3 1/2 panels at the rear of each un.t (see Figure 4). The signal allocation for each connector is shown in Tables 4 § 5. Note that the Teletypewriter may be connected to either cabinet via J1 on the connector panel. The internal wires from the connectors are wirewrapped to the logic tray. All signals are transferred by either twisted pair or coaxial cable.

-B CBDOO-RET -C CB	D/2-
-B CBDOO-RET -C CB	D/2-
-B CBDOO-RET -C CB	V/L
	DIE-RET
- C CDVVI- 1 -a CB	D13-
	DI3- RET
A STATE OF THE PARTY OF THE STATE OF THE STA	014-
The state of the s	PI4-RET
MARIE CONTROL OF COMMUNICATION CONTROL OF CO	D15-
Market and the contract of the	DIS- RET
-J CBD04j	
-K CBPO4-RET -k	and the second of the second o
DESCRIPTION OF THE PARTY OF THE	RQS-
The state of the s	ROS- RET
The second secon	eld
The second secon	ACK-
	ACK - PET
	TCL-
AND DESCRIPTION OF THE PARTY OF	STCL- RET
	WRT-
1/	WRT- RET
-W CBDO9-RET -W	//-/
-X CBD10X	
-Y CEDIO-RET -Z	
-Z CBDI/AA	
JZ-2 CBDII-RET JZ-PP	

TABLE 4 A

* Shielded twistoffer

1			
J3 A	CBA00-	J3-b	CBA12-
- B	CBACO - RET		CBA12-1ET
-6	CBA01-	- d.	CBA13-
- D	CEAOI-RET	- e	CBA13-RET
-E	CBAOZ-	-f	CBA 14-
-F	CBAOZ-RET	-5	CBAH-RET
-G	CBA03-		CBA15-
-H	CBAO3-RET	-i	CRAIL - KET
- J	CBA04-	- 3	The same seems of the same see
- K	CBAOA-RET	-k	
	CBA05-	- m	
- M	CBAOS-RET	-n	
- N	CBA06-	- P	
-P	CBAOG-RET		The state of the s
- R	CBA07-	- 5	manual state with the service was a service with the service was a service with the service was a service with the service was a service with the service was a service with the service was a service with the service was a serv
- 5	CBAOY- RET	-t	
7	CBAO8-	-4	
- U	CBAOS- RET	-×	
- V	CBA 09-	- <u>w</u>	
-W	CBAO9-RET	- <u>x</u>	
X	CBA10-	- <u>Y</u>	
- 1	CBAID-RET	-3	
- 7	CBAII-	-AA	
J3- a	CBAIL-RET	J3-88	

TABLE 4 B

7	11
J6-1 ENCR SOUT +	J1 - A
- 2 ENCRSOUT -	- B
-3 ENCR 1 OUT+	-C TTIN+
-4 ENCR 1 OUT-	-D TTIN-
-5 ENCR O OUT+	-ETTOT-
-6 ENCR O OUT-	-F TTOT+
-7 ENCR SIN+	31-H
-8 ENCR S IN -	
-9 ENCR I IN +	
-10 ENCRIIN-	JA - IN VOICE DATA +
-11 ENCRO IN+	JA -OUT VOICE DATA -
-12 ENCROIN-	
-13 ENCR CLK IN+	J5-IN VOICECLK+
-14 ENCR CLK IN-	15-OUT VOICECLK-
-15	
16	17-IN CROSS LINK
-17	17-OUT CROSS LINK RET
-18	The state of the s
-19	J8-IN LOAD SYNC
-20	J8-OUT LOAD SYNCRET
-21	
-22	19- 6ND
-23	
J6-24	
	franchise o consumer an annual control of the contr

TABLE 4 C

INTERCONNECTIONS FOR TAPE READER

SYSTEM NOMENCLATURE	From TEST SET	TO TAPE READER	NOMENCLATURE
RDO- 7-0	23-109	JI-1	CHIOUT
GND 0,1,2 } TP	23-110	11-11	OV
GND 0,1,2 TP	23-107 23-110	J1- Z J1- //	CHE OUT
RDZ- GND 0,1,2 TP	2 3-106 2 3-110	J1-3 J1-11	CH3 OUT
RD3- GND 3,4 } TP	23-105	11-4 11-12	CH4 OUT OV
RD4- } TP	23 - 103 23 - 108	J1-5 J1-12	CH5 OUT
RD5- 7 TP	23-101	J1-6 J1-13	CHG OUT
RD6- } TP GND 5,6,7 }	23-100 23-102	J1-7 J1-13	CH? OUT
RD7- GND 5,67 TP	23-99 23-102	J1-8 J1-13	CH8 OUT
RDSTRB- TP	23-97 23-98	J1-9 J1-24	DATADY OUT
RCI DRIVE CONTROLT	23-93 23-98	J1-16 J1-24	PRIVE RIGHT
RCZ DRIVE CONTROL-) GND STP	23-95 23-98	J1-17 J1-24	DRIVE LEFT OV
READER STATUS-) GND STP	23-96 23-98	J/-14 J1-24	SYS RDY

TABLE 5,



III. COMMAND ENCODER SOFTWARE

1.0 SOFTWARE REQUIREMENTS/PERFORMANCE

Inputs to the CE are received from three logical sources:
(a) Command Channel, for processing instructions and commands; (b) Performance Monitor System (PMS) Channel, for validation data feedback; (c) digital voice input. Inputs (a) and (b) are through the two-port RAM (presumably via the Input Interface Unit or the Test Set). Status information is generated for both (a) and (b) and is available via the two-port RAM.

The Coding and Format Generation unit accepts 19 different types (6NASA and 13DOD) of commands, formats them, encodes tham, and drives the programmable modulator. In addition, NASAl commands may be time multiplexed with digital voice data. All DOD commands are passed through the encrypter interface. A transparent data mode is accepted in all command types, except NASA3 and NASA4.

The Coding and Format Generation unit also accepts validation data from the PMS channel and performs the requested validations and retransmission as necessary.

1.1 Functional Operation

The overall functional operation of the CE is depicted in Figure 1.1. As can be seen from the flow diagram, once the presence of a new command is detected, the Auxiliary Computer first reads the memory location in the CE containing the status word (CCSW). If the Command Instruction (CI) request bit and the Data Block (DB) request bit are set, the computer writes appropriate information into the instruction, data block and Command Channel Message (CCMSG) locations of the CE's input memory. Receipt of the CCMSG precipitates an Input Interrupt which initiates the processing of the new command by the Coding and Format Generation Unit (CFG). This unit buffers the input data block and updates the CCSW to indicate that a new DB can be transmitted. The command instruction is decoded, and the modulator unit is set to start the initialization sequence. The modulator's data request interrupt is serviced until a command word is completed, at which time the interval timer is set for 30 ms (validation response overdue time).




Figure 1-1 Command Encoder Overall Operational Flow Diagram

RAYTHEON COMPANY



EQUIPMENT DIVISION

When the auxiliary computer detects the presence of validation data, it checks the Performance Monitor System Channel Status Word (PMSSW), transfers data to the appropriate input memory buffer, and issues a PMS Channel Message (PMSMSG). Receipt of the PMSMSG generates the PMS Interrupt causing the CE to perform the requested validity checks and update the PMSSW.

The above sequence is repeated for each command word until the DB is complete. The cycle is resumed with the next DB and continues until the last DB is complete.

The presence of higher priority commands within the Auxiliary Computer requires the issuance of a "HIPRI" CCMSG to effect an orderly abortion of the command presently in progress.

1.2 Data Terminology

The Command Instruction specifies a FILE of data to be processed by the Command Encoder. The file is composed of up to 511 DATA BLOCKS. Each block consists of 1 to 16 RECORDS. Each record starts on a RP-16 WORD boundary and is composed as dictated by the particular format type (64 bit max.). Each input record is transformed by the Coding and Format Generation Unit into an output record composed as dictated by the format type (160 bit max.).

1.3 Buffering

Command channel input (CI and DB) is double buffered. To effect the buffering within a reasonable time, a buffer swapping approach is used. This adds complexity to the Input Interface Unit but expands the range of addressable locations from 511 to the entire CE memory.

The original Auxiliary Computer to Input Interface unit message formats are summarized in Figure 1.2. The CE MEMORY ADDRESS field specified an address in the CE memory which was to be the starting address for the requested transfer. The specified address will, instead, contain the starting address. That is, all I/O by the Input Interface unit to the two-port RAM will be indirect.

The Command Encoder I/O buffer memory map is shown in Figure 1.3.

COMMAND WORD FORMAT

1	3 4 6 5	13 14	22 1	23	27 28
SYNO	CE	MODE CONTROL FIELD	CE MEMORY ADDRESS	BLOCK LENGTH	PARITY

COMMAND DATA WORD FORMAT

. 34 89		24	25	26	27	28
DATA CE SYNC ADDRESS	DATA		PAT	TERN	CHECK 1	PARITY

RESPONSE DATA WORD FORMAT

1 3	6 9		24	25	26	21	58
DATA O	CE ADDRESS	DATA		PWR STATUS	-	VAL	PARITY

Figure 2-3. Summary of Message Formats

1 Command Word (CW)

The Command Word will contain the following information:

2

Bita Field Description

- 1 3 Command Sync Three-bit code for a Command Word Sync.
- 3 8 CE Address Five-bit code which identifies that the CE must respond to the transmitted Command Word.
- 9 13 Mode Control Field Five-bit code used for determining the operational mode of the CE as follows:
 - 9 Return Received Command Data Word
 - 10 Send BITE Status
 - 11 Master Reset
 - 12 Transmit/Receive
 - 13 Address Identifies when CE Memory Address specifies input/output buffer memory location or the external control register within the Coding and Format Generation Unit.

OF POOR QUALITY

RAYTHEON COMPANY RAYTHEON

Bits Field Description

- 14 22 CE Memory Address Nine-bit code that identifies the address of the command encoder memory location. This code also identifies a starting address for a multiple-word data transfer.
- 23 27 Block Length Five-bit code that identifies the number of data words to be transmitted or received. For a non-zero code, the CE will transmit/receive words from/to monotonically increasing addresses starting at the specified CE memory address.
- 28 Parity Odd Parity.

2 Command Data Word (CDW)

The Command Data Word will contain the following information:

Bits	Field Description
	The same of the sa

- 1 3 Data Sync Three-bit code for a Command Data Word sync.
- 4 8 CE Address Five-bit code which identifies that CE must accept the transmitted Command Data Word.
- 9 24 Data Contains the data to be transferred into the CE.
- 25 27 Pattern code for message validity test.
- 28 Parity Odd parity.

3 Response Data Word (RDW)

The Response Data Word will contain the following information:

Bits Field Description

- 1 3 Data Sync Three-bit code for a Response Data Word sync.
- 4 8 <u>CE Address</u> Five-bit code which identifies that the CE is responding to the Command Word.
- 9 24 Data Contains the requested data.
- Power Status Indicates the occurrence (a CE power down/ power up sequence since the transmission of the last message.
- 26 Unused
- 27 Validity (BITE) Indicates the status of the CE.
- 28 Parity Odd parity.

Figure 1 - 2

Auxiliary Computer - Input Interface Unit

	CCSW POINTER	
	CURRENT CI INPUT BUFFER POINTER	
	CURRENT DB (1-32) BUFFER POINTER	
	CURRENT DB (33-64) BUFFER POINTER	
-	CCMSG POINTER	
L	PMSSW POINTER	
, _	ECHO BUFFER POINTER	
	BIT-BY-BIT BUFFER POINTER	
	PMSMSG POINTER	
2	POINTER TO NEXT LOCATION	
3	RESERVED FOR DEBUG	
4	BITE STATUS WORD POINTER	
5	ERONEOUS CCMSG WORD POINTER	
5	ERONEOUS PMSMSG WORD POINTER	
	COMMAND INSTRUCTION INPUT BUFFER	4 WORDS
	COMMAND INSTRUCTION WORKING BUFFER	9 WORDS
-	DB BUFFER (1)	64 WORDS
	DB BUFFER (2)	64 WORDS
-	ECHO BUFFER	10 WORDS
	BIT BY BIT BUFFER	10 WORDS

FIGURE 1-3 CE I/O BUFFER HOMORY MAP

1.4 Formatting

Output Record Formats for the 6 NASA types and the 13 DOD types is specified in Section II, A2.5. Transparent mode (i.e., no formatting or encoding) leads to new definitions of some types of input records. These are specified in 4.4 of this section.

1.5 Validations

Bit-by-bit and Echo validations will be done on an output record basis. It is assumed that PMS data will be returned in Output Record Formats. No validations will be done in transparent mode.

2.0 BLOCK DESCRIPTION

Figure 2.1 depicts a block diagram of the logical breakdown of CE software functions.

2.1 Command Channel Interface

Intercepts Command Channel interrupts, decodes the Command Channel Message, updates the Command Channel Status Word (CCSW), and signals the appropriate action.

2.2 Output Format Generation Module

Performs all Command Channel handshaking, instruction decoding, and command formatting (see Figure 2.2 for detailed block diagram). It also starts the modulator.

2.3 Modulator Driver/Validation Control (MDVC)

Accepts a record from the Output Format Generator and passes it to the modulator data interrupt handlers. It times the validation response and initiates retransmission on validation failures.

2.4 PMS Channel Interface

Intercepts PMS channel interrupts, performs the requested validation, and updates the PMSSW. It passes validation control information to the MDVC.

FIGURE 2 - 1

CE SOFTWARE BLOCK DIAGRAM




FIGURE 2-2

FORMAT GENERATION BLOCK DIAGRAM



2.5 Modulator Data Interrupt Handlers

Upon receipt of a modulator data request interrupt, it tickles the modulator appropriately: if data is available, it is transmitted; otherwise, an appropriate gap is transmitted.

2.6 Voice Interrupt Handler

Accepts voice data and places it in one of two 8-word buffers. The data is accessible by the modulator data interrupt handler for NASA 1 and 6.

RAYTHEON COMPANY RAYTHEON

3.0 DESIGN APPROACH

The main design goal was to construct a framework which would facilitate modularization of the software tasks and allow well defined modules to be developed independently. However, execution time overhead must be minimized to prevent slowing down the modulator unit.

This goal was achieved by using simple, WAIT-SIGNAL, synchronization procedures as system primitives. In effect, these procedures channel through a single dispatcher the timing signals transferring control between tasks. This concentration of control allows the development of diagnostic routines to simulate external stimuli.* It also provides a convenient point for inserting error checks at debug time.

To minimize execution time while the Modulator is active, modulator data requests are handled asynchronously while formatting continues in background mode. In general, all interrupt handlers to data processing routine communication is buffered by the synchronizing procedures. This permits sequential processing despite the introduction of asynchronous events caused by double buffering.

3.1 Task Structure and Coroutines

Figure 3.1 details the communication between the main software modules. It also delineates the tasks and interrupt service routines which may be thought of as parallel processes or coroutines. The algorithms executed by each coroutine follows the same basic scheme:


1. Wait for an event to occur.

The event could be an interrupt such as a modulator data request, a command channel message, voice data, etc. The event could also be the indication that some other coroutine has completed an assigned function.

- 2. Perform some function.
- 3. Signal that the function has been done.
- 4. Go back to (1).

Performing a function may also require waiting for an event, leading to the more involved structures of Task 1 and Task 2.

^{*} Not developed.



COROUTINE INTERFACES



3.2 Semaphores

3.2.1 Analysis

The communication between coroutines has been simplified to the sending and receiving of timing signals to indicate that an event has occurred. Since coroutines are running essentially asynchronously more events may occur than can be acknowledged. That is, more signals may have been sent then have been received. The inverse situation is also true; the number of received signals cannot exceed the number sent. Therefore, a variable must be maintained defining the number of signals sent, but not yet received. Such a variable is called a semaphore. Also, a variable must be maintained indicating that a coroutine is waiting to receive an event.

If for some semaphore i

S(i) = the number of signals sent

R(i) = the number of signals received

and initially S(i) = R(i) = 0. Then

 $0 \le R(i) \le S(i) \le R(i) + max,$

where MAX is the upper limit of integers associated with the semaphore, must always be true. Since in practice, the range of integers is much larger than the number of unconsumed signals that can occur we ignore this constraint and expound the following synchronizing rules of semaphores:

- If the operation WAIT(i) is started at a time when R < S(i), then R(i) is increased by one and the receiver continues; but if R(i) = S(i), then the receiver is delayed in a task queue associated with the semaphore i.
- 2. The operation SIGNAL(i) increases S(i) by one; if one or more tasks are waiting in the queue associated with semaphore i, then one of them is selected and enabled to continue, and R(i) is increased by one.

For additional detail refer to:

Brinch-Hansen, Per-Operating System Principles Madnick, S. and Donovan J. - Operating Systems



EQUIPMENT DIVISION

3.2.2 Implementation

Since R(i) ≤ S(i) we can replace these two variables by a single variable P where

P(i) = 0 when R(i) = S(i)and P(i) > 0 when R(i) < S(i)

If P(i) is negative, |P(i)| represents the number of tasks waiting for an event. (In the present Command Encoder System, this will never be greater than one.) Therefore, the Wait and Signal functions are redefined as follows:

- The WAIT(i) operation decreases P(i) by one; if P(i) < 0 the receiver continues; if P(i) ≥ 0 the receiver is placed on the task queue associated with semaphore 1.
- The SIGNAL(i) operation increases P(i) by one, if P(i) ≤ 0 a task is taken off the semaphore (i) queue and enabled to continue.

Since semaphores are common variables, operations which modify them must be excluded in time. Therefore, both the WAIT and SIGNAL functions run with interrupts disabled.

3.3 Coroutine Outlines

The following descriptions are rough outlines of the coroutine logic. They are intended only to demonstrate the communication between the coroutines. Figure 3.2 shows a detailed operational flow with processing overlap indicated.

3.3.1 Command Channel Message Handler

- 1. Wait for CCMSG interrupt.*
- Check for valid CCMSG word. If invalid set proper status bit and GO to (4).
- Signal (XSNCI) to indicate that a Command Instruction has been received, and/or Signal (XSNDB) to indicate that a new Data Block has been received.
- 4. GO BACK TO (1).

3.3.2 TASK 1

1. Wait (XSNCI) for a new CI to be sent.

^{*} This corresponds to enabling the correct level interrupt.

COMMAND CHANNEL	COMMAND INITIALIZATI CHECK CCSW SEND CI SEND DB SEND CCMSG	ON		CHECK STATUS	SEND NEXT DATA BLOCK SEND CCMSG						
COMMAND CHANNEL MISSAGE INTERRUPT PANDLER (INTERRUPT DRI	VEN)	DECODE COMSG SIGNAL CODING AND FORMAT GENERATOR	1		DECODE CCMSG SIGNAL CODING AND FORMAT GENERATOR						
CODING AND FOR NAT GENERATION VOLUME (SIMARHORE DO FYEN)			DECODE CI SWAP CI BUPPERS UPDATE CCSW INITIALIZE MODULATOR	SWAP DB BUFFERS UPDATE CCSW FORMAT AND ENCODE 2 COMMAND WORD				FORMAT AND ENCODE 1 COMMAND WORD	OF POOR	ÜRIGINI	
MEDULATOR INTERRUPT MAYNLER (INTERRUPT DRIVEN)				OUTPUT INITIALI- ZATION SEQUENCE	OUTPUT COMMAND WORD TO MODULATOR	OUTPUT NULLS, SPACE, BLANK, SEC.	OUTPUT NULLS, SPACE, BLANK, etc.	OUTPUT NEXT COMMAND WORD	QUALITY		
PMC MESSAGE 1: TERRUPT SANDLER (INTERPUPT DRIVEN)							DECODE PMS MSG PERFORM VALIDATION UPDATE PM3SW				
PERFORMANCE MODITOR SYSTEM			,		RECRIVE VALIDATION DATA	CHECK PMS STATUS WORD SEND DATA SEND PMS		RECEIVE VALIDATION DATA			
	DETAILED OPER			REPEAT U	UNTIL ALL BLO	FEPEAT UI	TIL BLOCK CO	MPLETED			

- Check for a valid CI; if invalid set proper status bit and go to (4). Decode CI and initialize modulator.
- 3. (a) WAIT (XSNDB) for a new Data Block to be sent.
 - (b) Check for valid word count; if invalid set proper status bit and go to (a).
 - (c) (i) WAIT (XSMTY) for an empty output record buffer.
 - (ii) Format an input record.
 - (iii) SIGNAL (XSFUL) that a buffer is full.
 - (iiii) If that was the last record in the block go to (d); else go to (i).
 - (d) If that was the last block, go to (4); else go to (a).
- 4. Go to (1).

3.3.3 TASK 2

- 1. Wait (XSFUL) for a full output buffer.
- 2. (a) Send data to Modulator Data Interrupt Handler (MDIH).
 - (b) Wait (XSMDTA) for a data request from MDIH.
 - (c) If validations necessary, set up PMSSW and start timer.
 - (d) Wait (XSTIMR) for timer runout or validation complete signal.
 - (e) If validations fail and re-send 0 go to (a).
- 3. Signal (XSMTY) to indicate that buffer is available for more data.
- 4. Go to (1).

3.3.4 PMS Message Handler

- 1. Wait for a PMSMSG interrupt.
- 2. (a) Check for a valid PMSMSG, if invalid set proper status bit and go to (1).
 - (b) Perform requested validations and set status bits accordingly.
- 3. If all validations have been performed, signal (XSTIMR).
- 4. Go to (1).



3.3.5 Modulator Data Interrupt Handler

-]. Wait for modulator data interrupt.
- 2. If data available, send next unit of data to modulator, and go to (3). Else send appropriate null data and go to (1).
- 3. If that was the last unit in buffer, SIGNAL (XSMDTA) to request more data.
- 4. Go to (1).

RAYTHEON COMPANY RAYTHEON

4.0 Detailed Flowchart Description

4.1.1 Initialization and Dispatcher

At system initialization, the I/O buffer memory area (Figure 1.3) and the TCB and semaphore area (Figure 4.1) are set to the initial state. The dispatcher (XDISP, Figure 4.2) is then entered. This routine gets the address of the first TCB and checks if it is blocked. Since it is not, the address of the TCB is placed in XDDRUN, indicating that it is running (active). The contents of the register save area of the TCB (Figure 4.4) are placed in the appropriate registers and execution is transferred to the new command instruction (NCI) processing routine.

4.1.2 Semaphore Wait Operation

The NCI (Figure 4.5) routines first action is to check if there exists a command instruction. This is accomplished by performing a WAIT operation on the new command instruction semaphore (XSNCI). The XWAIT routine (Figure 4.3) decrements the count field of the given semaphore and checks its contents. If the value is negative, nothing is available and so the calling routine is blocked from further processing. This is done by setting the blocked bit in the TCB whose address is in XDDRUN. The register contents at entry to XWAIT are saved in the TCB in the appropriate slots, the address of the TCB is placed in the first SEMAPHORE WAITER field of the given semaphore, and control is returned to the dispatcher.

XDISP next finds that the second TCB is not blocked and starts it (MDVC). MDVC (Figure 4.7) performs a WAIT on the buffer full semaphore, XSFUL, and a sequence identical to the above is performed. However, at this time, XDISP finds no TCB that is unblocked and so repeats the sequence.

4.1.3 Command Channel Interrupt Service

Eventually, a CI and a data block (DB) will be transmitted to the CE and followed by a Command Channel Message (see Figure 4.9 for handshaking conventions). The CCMSG causes an interrupt to the CE processor which transfers control to the Command Channel Interrupt Service (CCIS) routine (Figure 4.8). The first check made by this routine is to determine whether the CCMSG is a HIGH PRIORITY indication, which would abort any ongoing processing. If not a HIPRI, the CI request bit is checked in the CCSW. If the request bit is set and we do not get a CI, something is wrong. If the CI was sent, a



SIGNAL operation is performed on XSNCI and the CI request bit is reset. Since the DB request bit is always set whenever the CI request bit is set, we check if a DB was transmitted. If so, a SIGNAL is performed on XSNDB and the request bit is reset. On exiting control is returned to the previously running routine.

4.1.4 Semaphore Signal Operation

The SIGNAL routine (XXSIG, Figure 4.3) increments the count field of the given semaphore. If the resultant is zero, or negative, it indicates that someone is waiting for this signal. In that case, the first TCB WAITER (which is a TCB address) has its blocked bit reset and is removed from the wait list.

4.1.5 Command Instruction Processing (A)

The dispatcher (XDISP) finds the TCB unlocked and resumes the task with the appropriate register contents as stored in the TCB. This restarts the NCI (Figure 4.5a) immediately following the WAIT operation. Then, miscellaneous initializations are performed and CI validity checks made. IF the CI is valid, it is disassembled and placed in the working CI buffer. The CE 'busy' bit is set and the appropriate modulator initialization routine is called.

4.1.6 NASA 1 Modulator Initialization

Figure 4.10 shows the NASA 1 Modulator initialization routine (INASA1). This routine sets, appropriately, flags and an interrupt count for the one second of ones. The modulator control register and synthesizer registers are also set accordingly. The path control flag (PCF) is set for repeat, the next path control flag (NXTPCF) is set for the INIT path. The modulator data buffer is set to all ones. The modulator "M" counter is set to Ø and the "N" counter is set to 16. Just before returning to NCI, the modulator's START bit is set; thereby starting the modulator processing on the data buffer, which immediately causes the first data request interrupt.

The modulator interrupt causes control to be transferred to the modulator data interrupt handler (Figure 4.11) which uses the PCF to determine which path to follow. Since the PCF was set for set for REPEAT in INASA1, the modulator word count (MWC) is decremented and, if not zero, a normal interrupt return is made (i.e., enable interrupts and return to previously running routine with proper register contents).

4.1.7 Command Instruction Processing (B)

NCI is eventually returned control and, after some miscellaneous initializations, checks to see if a DB is available. This is done by performing a WAIT operation on XSNDB (Figure 4.5b). Since a SIGNAL operation had previously been performed by CCIS, the WAIT operation returns immediately. If the word count is valid, the DB buffer addresses are swapped with the second DB buffer and the DB request bit is set. The temporary block count (TBC) is incremented and the block processing routine (BLKCTL) is called.

4.1.8 Block Processing and Formatting

BLKCTL (Figure 4.6) controls the processing of the command words within a block. After miscellaneous initializations, a WAIT is performed on XSMTY (wait for buffer empty). This wait returns immediately. (This semaphore was initialized to 2 (Figure 4.1) indicating that 2 empty buffers are available). Therefore, the next empty buffer is taken for use. The address of this buffer (the "output buffer") is passed to the proper formatting routine along with the address of the current input data word.

The NASA 1 formatting routine (FNASA1, Figure 4.12) takes the vehicle address and the system address from the CI working buffer and left justifies them in the output buffer. Next, 40 bits of data are transferred from the input data buffer to the output buffer. The address of the buffer is then sent to the BCH encoder driver which does the encoding and returns with the parity bits in the output buffer. The formatting routine then returns to BLKCTL.

BLKCTL then performs a signal on the buffer full semaphore (XSFUL) which discovers a waiting task and unblocks it. If the data in the DB is not exhausted, the input buffer pointer is advanced to the next input data word. The WAIT-FOR-EMPTY to SIGNAL-THAT-FULL cycle is repeated until all available buffers are filled (in the current system, this count is 2). The next WAIT then causes BLKCTL to be blocked until a buffer is emptied by the modulator driver. Eventually, the DB is exhausted. Enough WAITS are performed on XSMTY to ensure that the last filled buffer has been transmitted. Then the verified block count (VBC) field on the CCSW is updated, if appropriate.

BLKCTL then returns to NCI which will loop through the entire cycle until all specified data blocks have been processed. Just before starting processing the last block, the CI request bit is set, in the CCSW, allowing a new CI to be sent while

EQUIPMENT



the last one is still being processed. When the last block is complete, if it was a NASA 1, 2, or DOD type CI, the Halt flat is set and we wait for a new CI. Otherwise, the modulator is halted and we wait for a new CI.

4.1.9 Modulator Driver/Validation Control

When BLKCTL was waiting for an empty buffer, the dispatcher gave control to the modulator driver/validation control task (MDVC Figure 4.7). Control was returned to the point immediately following the WAIT-On-BUFFER-FULL operation, indicating that a buffer is, indeed, full. The address of the buffer is retrieved, temporary transmit count (TTC) is initialized, and the modulator interrupt handler data buffer pointer is set to the full buffer. Then MDVC waits for the modulator interrupt handler to indicate that the buffer data has been transmitted. If validations had been requested, the TTC is decremented, the 30 ms timer is started, and the task waits for XSTIMR.

Control is returned when (1) all requested validations have been completed, or (2) when the 30 ms. timer runs out. If validation has failed or if the timer runs out, the buffer is retransmitted until TTC goes to zero. When the buffer has been transmitted for the last time, a signal is performed on XSMTY and the cycle starts over.

4.1.10 Modulator Data Interrupt Handler For NASA 1 (MDIHN1)

During the time that BLKCTL was formatting and filling the first two buffers, MDIHN1 (Figure 4.11) was being given control approximately every 400 sec. (Assuming NASA 1 with voice.) For 2492 interrupts it simply decremented, the MWC and returned to the currently running routine (repeat path). On the next interrupt, it enabled the digital voice interface (INIT PATH). On the 2500th interrupt, the path control flag (PCF) is set for the SYNC path and the MWC is set to 2. The first time through the SYNC path, the MWC is decremented and, since it is not zero, the first half of the sync code is loaded into the modulator data buffer. The second time through, MWC is decremented to zero. Since the voice flag is set, the PCF is set to VOICE, NXTPCF is set to DATA, MWC is set to 8 and the modulator data buffer is loaded with the second half of the sync code.

The VOICE path is then taken for 8 times. On the eight entry, the PCF is set to the contents of the NXTPCF and the MWC is set to 2. This will cause control, in this case, to transfer to the DATA path. The DATA path will output two words (16-bit) from the output buffer and return control to the VOICE path

placing DATA as the NXTPCF until DWC = 0. Then the NXTPCF is set to SYNC, the PMS initialization routine is called to allow validation data transfers, a signal is performed on XSMDTA to indicate to MDVC that the output buffer has been transmitted, the data available flag is reset (BUFPTR), the NULL flag is reset, and the DWC is set to 8 (to ensure that 128 zeros are sent in the event that data is unavailable when the data path is again taken.)

The MDIHN1 continues until the halt flag is set. An orderly shutdown is then executed ending with a signal on XSMHLT indicating that the modulator is, indeed, turned off.

4.1.11 PMS Channel Routines

When the modulator data interrupt handler had completed transmitting on output word, it called the PMS initialization routine. This routine checks the CI working buffer to determine if validations had been requested, and if so, sets appropriate flags for MDVC and the PMS Interrupt Service (PCIS) routine (Figure 4.13).

When the AUX computer receives validation feedback, it determines which validations have been requested and transmits the proper data using the PMS Channel Handshaking Conventions (Figure 4.14). When PCIS receives the FMS MSG and associated data, it checks if the given validation data was requested. If so, the comparison of the appropriate input buffer with the current output buffer is made. The PMS Status Word (PMSSW) is updated appropriately, as well as flags for MDVC.

When all validations have been received, the 30 ms timer is stopped. A SIGNAL operation is performed on XSTIMR to information of the validation completion.

4.2 TRANSPARENT MODE DESCRIPTION

A transparent data mode is provided for all transmission types except NASA 3 and NASA 4.

4.2.1 NASA 1, NASA 6

If the transparent mode bit is set in a NASA 1 or NASA 6 CI, the word count is interpreted as the number of contiguous 160-bit words in the DB. (NOTE: The word count field of the CI starts at zero. Zero indicates one word.)


COMPANY RAYTHEON RAYTHEON




4.2.2 NASA 2, DOD

In transparent mode, the TYPE code for DOD's is meaningless. Any DOD TYPE in transparent mode will cause the special parameters field to be interpreted as the word length. The word count is interpreted as the number of the specified length words in the buffer. The word length must be a multiple of 16 bits. The above is also true for NASA 2.

4.2.3 NASA 5 transparent mode is invoked using format type 12₁₀. Note that the special parameters field specifies the output word length plus 7 for this type.




INITIAL STATE OF TCP'S AND SEMAPHORES
FIGURE 4.1



DISPATCHER

Figure 4.2



TASK CONTROL BLOCK.

15	14	7	0	
EOT	Biacy.	OVF FF	STATUS	
	P-RE	GISTER		
A-REGISTER				
E-REGISTER				
X-REGISTER				
B-REGISTER				
NE		TAPHORE WA	ITER	

XDDRUN		
RUNNING	TCB	


SEM APHORE BLOCK

FIRST SEMAPHORE WAITER


Figure 4.4


 \mathcal{A} , \mathcal{I}


16 AFR 75



10-2319 18 72








Modulator Driver and Validation Control

Figure 4.7


-5 April 71





Command Channel Interropt Service


Figure 4.8


ORIGINAL PAGE IS OF POOR QUALITY























NuMai A


APPENDIX A


MISCELLANEOUS FLOW CHARTS














































4-16














APPENDIX B

TABLE 1

F	ORMAT/MODULATION	TYPE CODE	
NASA	1		
	WITHOUT VOICE	00000	(0)
	WITH VOICE	00001	(1)
	STOP	00010	(2)
NASA	2		
	SP = # bits/input record STOP	00100 00010	(4) (2)
NASA	3		
	1 EXEC WORD	01000	(8)
	2 EXEC WORDS	01001	(9)
	3 EXEC WORDS	01010	(10)
NASA	4	01011	(11)
NASA	5		
	STANDARD (without address)	01100	(12)
	MEMORY LOAD (with address)	01101	(13)
NASA	6		
	WITHOUT VOICE	01111	(15)
	STOP	00010	(2)
DOD1		10001	(17)
DOD2		10010	(18)
DOD3		10011	(19)
DOD4		10100	(20)
DOD 5		10101	(21)
DOD6		10110	(22)

TABLE 1 (Continued)

FORMAT/MODULATION			TYPE CODE	
DOD7			10111	(23)
BODS			11000	(24)
DOD9			11001	(25)
DOD10			11010	(26)
DOD11			11011	(27)
DOD12			11100	(28)
DOD13 STOP			11101 00010	(29) (2)
UNUSED TYPE CODES:	00011	(3)		
	00101	(5)		
	00110	(6)		
	00111 01110 10000	(7) (14) (16)		
	11110	(30)		
	11111	(31)		

TABLE 2

NASA 3 EXECUTE FREQUENCY TABLE

3.1					
()	MTBN3E	DC	MTBN3E		
11		DC	2000	EXECUTE TONE	1
U		DC	2270		2
П		DC	2650		3
U		DC	3000		4
		DC	3305		5
bud		DC	3621		6
		DC	3850		7
			T/	ABLE 3	
U			NASA 3 ADDRES	S FREQUENCY TABLE	
	MTBN3A	DC	MTBN3A		
		DC	1025	ADDRESS TONE	1
		DC	1097		2
		DC	1174		3
1		DC	1262		4
US		DC	1352		5
1		DC	1447		6
		DC	1549		7
		DC	1750		8
-		DC	1860		9
		DC	4245		10
		DC	4550		11
		DC	5155		12
£.		DC	5451		13
Line		DC	5790		14
		DC	6177		15

TABLE 4

NASA 4 VEHICLE FREQUENCY TABLE

MTN4F	DC	7100	VEHICLE	0
	DC	7200		1
	DC	7400		2
	DC	7600		3
	DC	7800		4
	DC	8000		5
	DC	8200		6
	DC	8400		7
	DC	8600		8
	DC	8800		9
	DC	9000		10
	DC	9200		11
	DC	9400		12
	DC	9600		13
	DC	9800		14
	DC	10000		15

TABLE 5

NASA 5 VEHICLE DEPENDENT DATA

MTBN5	DC	0 Freq.	1 1	Freq, Modulat	ion Freq,	Bit	Delay*
	DC	7000, 14	000,	32, 0	Vehicle	0	
	DC	9000, 11	.000,	32, 4		1	
	DC	11000, 15	000,	128, 2		2	
	DC	18000, 13	000,	512, 2		3	
	DC	15000, 20	0000,	100, 4		4	
	DC	15000, 21	.000,	300, 2		5	
	DC	21000, 14	1000,	300, 2		6	
	DC	20000,	0000,	800, 0		. 7	
	DC	18000, 11	1000,	512, 4		8	
	DC	12000, 20	0000,	512, 2		9	
	DC	14000, 19	9000,	16, 0		10	
	DC	12000, 17	7000,	64, 4		11	
	DC	10000, 19	9000,	256, 2		12	
	DC	8000, 2	1000,	1024, 4		13	
	DC	9500, 14	\$500,	16, 4		14	
	DC	15500,	7777,	64, 2		15	

* Bit Delay Codes:

0 = 1/2 Bit Delay

2 = 1/4 Bit Delay

4 = 0 Bit Delay

TABLE 6

NASA 6 LOOK UP TABLE FOR SUBCARRIER AND MODULATION FREQS


MTBN6	DC	2,1	SUB, MOD FOR VEHICLE	
	DC	4,2		1
	DC	8,4		2
	DC	16,8		3
	DC	32,16		4
	DC	64,32		5
	DC	128,64		6
	DC	256,128		7
	DC	512,256		8
	DC	1024,512		9
	DC	2048,1024		10
	DC	4096,2048		11
	DC	2,1		12
	DC	4,1		13
	DC	8,2		14
	DC	16,4		15


APPENDIX C

Formatting Summary


The formatting and coding functions implemented by the Coding and Format Generation Unit are summarized as follows:

NASA 1 (ENCODED BI-#-L)






ORIGINAL PAGE IS OF POOR QUALITY




NASA 2 (APOI.LO)



A. B ARÉ 5-BIT BINARY PATTERNS DETERMINED BY VEHICLE ADDRESS




NASA 3 (TONE STANDARD)




ORIGINAL PAGE IS OF POOR QUALITY

NASA 4 (TONE DIGITAL STANDARD)




NASA 5 (PCM/FSK STANDARD)




ORIGINAL PAGE IS
OF POOR QUALITY


DOD 1 (7 BIT COMMAND)




DOD 2 (14 BIT COMMAND)




DOD 3 (15 BIT COMMAND)




DOD 4 (16 BIT COMMAND)




DOD 5 (20 BIT COMMAND)



DOD 6 (25 BIT COMMAND)




DOD 7 (27 BIT COMMAND)







DOD 8 (31 BIT COMMAND)




DOD 9 (35 BIT COMMAND)




DOD 10 (39 BIT COMMAND)



DOD 11 (47 BIT COMMAND)



DOD 12 (63 BIT COMMAND)



DOD 13 (64 BIT COMMAND)

